Alvin R. Lebeck, David A. Wood  Home/Search
Context Related
Links: DBLP | wisc.edu/techreports/rep...tr1164.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF Problem Downloading? From: wisc.edu/~arch/uwa...tech_reports (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: As VLSI technology improvements continue to widen the gap between processor and main memory cycle times, cache performance becomes increasingly important to overall system performance. Cache memories help alleviate the cycle time disparity, but only for programs that exhibit sufficient spatial and temporal locality. Programs with unruly access patterns spend much of their time transferring data to and from the cache. To fully exploit the performance potential of fast processors,... (Update)
Cited by: More
Exploiting Cache Locality At Run-Time - Yan (1998) (Correct)
Array Data Layout for the Reduction of Cache Conflicts - Naraig Manjikian And (1995) (Correct)
Software Methods to Improve Data Locality and Cache Behavior - Beyls (2004) (Correct)
Similar documents (at the sentence level):
55.4%: Tools and Techniques for Memory System Design and Analysis - Lebeck (1995) (Correct)
Active bibliography (related documents): More All
0.3: MemSpy: Analyzing Memory System Bottlenecks in Programs - Martonosi, Gupta, Anderson (1992) (Correct)
0.2: Integrating Performance Monitoring and Communication in .. - Martonosi, Ofelt.. (1996) (Correct)
0.1: Automatic Annotation Of Instructions With Profiling Information - Johnson (1995) (Correct)
Similar documents based on text: More All
0.3: Cache Behavior Analysis without Profiling - Beyls, D'Hollander (Correct)
0.3: Cache Miss Equations: A Compiler Framework for Analyzing.. - Ghosh, Martonosi, Malik (1999) (Correct)
0.1: Approximation Algorithms for Multiprocessor Scheduling Problem - Fujita, Yamashita (2000) (Correct)
Related documents from co-citation: More All
34: The cache performance and Optimizations of Blocked Algorithms (context) - Lam, Rothberg et al. - 1991
26: Computer Architecture: a Quantitative Approach (context) - Hennessy, Patterson - 1996
21: ATOM: A System for Building Customized Program Analysis Tools (context) - Srivastava, Eustace - 1994
BibTeX entry: (Update)
A. R. Lebeck and D. A. Wood, "Cache Profiling and the SPEC Benchmarks: A Case Study," IEEE Computer, vol. 27, pp. 15--26, October 1994. http://citeseer.ist.psu.edu/lebeck94cache.html More
@article{ lebeck94cache,
author = "Alvin R. Lebeck and David A. Wood",
title = "Cache Profiling and the {SPEC} Benchmarks: A Case Study",
journal = "IEEE Computer",
volume = "27",
number = "10",
pages = "15-26",
year = "1994",
url = "citeseer.ist.psu.edu/lebeck94cache.html" }
Citations (may not include all citations):376 The Cache Performance and Optimizations of Blocked Algorithm.. (context) - Lam, Rothberg et al. - 1991
234 Cache Memories (context) - Smith - 1982 ACM DBLP
175 Evaluating Associativity in CPU Caches (context) - Hill, Smith - 1989 ACM DBLP
107 Software Methods for Improvement of Cache Performance on Sup.. (context) - Porterfield - 1989 ACM
69 An Execution Profiler for Modular Programs (context) - Graham, Kessler et al. - 1983 DBLP
58 MemSpy: Analyzing Memory System Bottlenecks in Programs - Gupta, Martonosi et al. - 1992 ACM DBLP
30 Performance Debugging Shared Memory Multiprocessor Programs .. (context) - Goldberg, Hennessy - 1991
11 Analyzing and Visualizing Performance of Memory Hierarchies (context) - Callahan, Kennedy et al. - 1990
11 Cache Performance of the Integer SPEC Benchmarks on a RISC (context) - Pnevmatikatos, Hill - 1990 ACM
10 Page Placement Algorithms for Large Real-Index Caches (context) - Kessler, Hill - 1992
4 A Memory Allocation Profiler for C and Lisp (context) - Zorn, Hilfinger - 1988
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.wisc.edu/~arch/uwarch/tech_reports/tech_reports.html): More
Tempest and Typhoon: User-Level Shared Memory - Reinhardt, Larus, Wood (1994) (Correct)
Accuracy vs. Performance in Parallel Simulation of.. - Burger, Wood (1995) (Correct)
Comparison of Processor Allocation Policies for Parallel.. - Mansharamani, Vernon (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC