James Laudon, Anoop Gupta, Mark Horowitz  Home/Search
Context Related
Links: DBLP | stanford.edu/pub/flash/asplos6.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: stanford.edu/archite...paperlinks (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: There is an increasing trend to use commodity microprocessors as the compute engines in large-scale multiprocessors. However, given that the majority of the microprocessors are sold in the workstation market, not in the multiprocessor market, it is only natural that architectural features that benefit only multiprocessors are less likely to be adopted in commodity microprocessors. In this paper, we explore multiple-context processors, an architectural technique proposed to hide the large memory ... (Update)
Cited by: More
Balanced Multithreading: Increasing Throughput via a.. - Tune, Kumar, Tullsen, .. (2004) (Correct)
Proceedings of 12th Intl Conference on Parallel.. - Initial Observations Of (Correct)
Efficient Remapping Mechanisms for an Adaptable Memory System - Zhang (2002) (Correct)
Active bibliography (related documents): More All
0.5: Processor Management Policies for Multiprocessors - Yu (1994) (Correct)
0.5: Software Pipelining with Resource and Register Constraints - Altman (1994) (Correct)
0.5: A Task-Level Hierarchical Memory Model for System Synthesis.. - Yanbing Li And (1997) (Correct)
Similar documents based on text: More All
0.4: Architectural and Implementation Tradeoffs in the Design of.. - James Laudon (1992) (Correct)
0.2: The Impact of Instruction-Level Parallelism on Multiprocessor.. - Pai (1997) (Correct)
0.2: The DASH Prototype: Logic Overhead and Performance - Lenoski, Laudon, Joe.. (1993) (Correct)
Related documents from co-citation: More All
20: Simultaneous multithreading: Maximizing on-chip parallelism - Tullsen, Eggers et al. - 1995
16: Architecture and applications of the HEP multiprocessor computer System (context) - Smith - 1981
16: The Tera computer system - Alverson, Callahan et al. - 1990
BibTeX entry: (Update)
J. Laudon,A. Gupta, and M. Horowitz. Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations. In Proc. of the Sixth ASPLOS-VI, pp 308--318, San Jose, CA, Oct. 1994. ACM. http://citeseer.ist.psu.edu/laudon94interleaving.html More
@inproceedings{ laudon94interleaving,
author = "James Laudon and Anoop Gupta and Mark Horowitz",
title = "Interleaving: {A} Multithreading Technique targeting multiprocessors and workstations",
booktitle = "Proceedings of the6th International Conference on Architectural Support for Programming Languages and Operating Systems",
pages = "308--318",
year = "1994",
url = "citeseer.ist.psu.edu/laudon94interleaving.html" }
Citations (may not include all citations):357 The directory-based cache coherence protocol for the DASH mu.. (context) - Lenoski, Laudon et al. - 1990 ACM DBLP
344 Design and evaluation of a compiler algorithm for prefetchin.. - Mowry, Lam et al. - 1992 ACM DBLP
157 Architecture and applications of the HEP multiprocessor comp.. (context) - Smith - 1981
138 SPLASH: Stanford parallel applications for sharedmemory (context) - Singh, Weber et al. - 1992
130 Memory consistency and event ordering in scalable shared-mem.. (context) - Gharachorloo, Lenoski et al. - 1990 ACM DBLP
109 Multiprocessor simulation and tracing using Tango (context) - Davis, Goldschmidt et al. - 1991 ACM DBLP
109 Comparative evaluation of latency reducing and tolerating te.. - Gupta, Hennessy et al. - 1991 ACM DBLP
101 IEEE Transactions on Parallel and Distributed Systems (context) - Agarwal, in - 1992
53 Processor coupling: Integrating compile time and runtime sch.. - Keckler, Dally - 2021 DBLP
42 Lockup free instruction fetchprefetch cache organization (context) - Lockup, fetch et al. - 1981
24 Support for Speculative Execution in High-Performance Proces.. (context) - Smith - 1992 ACM
20 A benchmark evaluation of a multi-threaded RISC processor ar.. (context) - Prasadh, Wu - 1991 DBLP
18 Latency tolerance through multithreading in large-scale mult.. - Kurihara, Chaiken et al. - 1991
18 The concurrent execution of multiple instruction streams on .. (context) - Jr, Torng - 1991 DBLP
16 A mechanism for efficient context switching - Nuth, Dally - 1991 ACM DBLP
12 Architectural and implementation tradeoffs in the design of .. - Laudon, Gupta et al. - 1992
8 DECChip 21064-AA RISC Microprocessor Preliminary Data Sheet (context) - Corporation - 1992
5 Architectural and Implementation Tradeoffs for Multiple-Cont.. (context) - Laudon - 1994 ACM
4 Design of a high performance instruction pipeline (context) - Omondi - 1991
4 Cray TD Technical Summary (context) - Incorporated, Summary - 1993
2 Analysis of multithreaded microprocessors under multiprogram.. (context) - Culler, Gunter et al. - 1992 ACM
2 Multiprocessor Cache Memory Performance: Characterization an.. (context) - Torrellas - 1992
2 The PowerPC 604 TM RISC microprocessor (context) - Song, Denman - 1994
1 Prentice-Hall (context) - Heinrich, Userg - 1993
1 MFLOP precision architecture processor (context) - Jaffe, Miller et al. - 1992
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www-flash.stanford.edu/architecture/papers/paperlinks.html): More
Performance Evaluation of Memory Consistency Models.. - Gharachorloo, Gupta.. (1991) (Correct)
Two Techniques to Enhance the Performance of Memory.. - Kourosh Gharachorloo (1991) (Correct)
Architectural and Implementation Tradeoffs in the Design of.. - James Laudon (1992) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC