A Transformational Approach to Formal Digital System Design

See this document in CiteSeerX!

A Transformational Approach to Formal Digital System Design (1993) (Make Corrections) (2 citations)
Mats Larsson

View or download:
ida.liu.se/pub/lab...THLicNo378.ps.gz
Cached: PS.gz PS PDF Image Update Help

From: fermivista.math....ftp.ida.liu.se (more)
(Enter author homepages)

Rate this article:

(best)
Comment on this article

(Enter summary)
Abstract: syntax for design annotations : : : : : : : : : : : : : : : : : 45 4.3 Semantic algebras for design annotations : : : : : : : : : : : : : : : : 46 4.4 Semantic algebras, continued : : : : : : : : : : : : : : : : : : : : : : : 47 4.5 Valuation functions for design annotations : : : : : : : : : : : : : : : 48 4.6 Devices : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : : 50 5.1 Constant dummy in the basic library : : : : : : : : : : : : : : : : : : 58 5.2 Interconnection devices... (Update)

Context of citations to this paper: More

...of information from design analysis. 3 A Prototype System To try out the ideas presented in Sect. 2 we have implemented a prototype system [7], a schematic view of which is depicted in Fig. 2. It is based on the HOL proof assistant and uses the window inference package [4]...

.... Mats Larsson s Licentiate thesis at the University of Linkoping presents a transformation method for designing digital systems [Lar93] The method allows a stepwise refinement of specifications into implementations. The design process is formalised using the HOL system....

Cited by: More
A Method of Program Refinement - Grundy (1993) (Correct)
An Engineering Approach to Formal Digital System Design - Larsson (1995) (Correct)

Active bibliography (related documents): More All
1.9: Embedding Hardware Description Languages in Proof Systems - Goossens (1992) (Correct)
1.1: Experience with embedding hardware description.. - Boulton, Gordon.. (1992) (Correct)
1.1: Structure and Behaviour in Hardware Verification - Goossens (1993) (Correct)

System load high. Please wait...
Timeout. Please try your query later.
Similar documents based on text: More All
0.1: Applying Configuration Management Techniques to Component-Based.. - Larsson (2000) (Correct)
0.1: Coordinated Voltage Control in Electric Power Systems - Mats Larsson Doctoral (Correct)
0.1: On Modeling and Diagnosis of Discrete Event Dynamic Systems - Larsson (1997) (Correct)

Related documents from co-citation: More All
2: Why higher-order logic is a good formalism for specifying and verifying hardware (context) - Gordon - 1986

BibTeX entry: (Update)

M. J. P. Larsson. A Transformational Approach to Formal Digital System Design. Licentiate Thesis 378, Department of Computer and Information Science, Linkoping University, May 1993. http://citeseer.ist.psu.edu/larsson93transformational.html More

@misc{ larsson93transformational,
  author = "M. Larsson",
  title = "A Transformational Approach to Formal Digital System Design",
  text = "M. J. P. Larsson. A Transformational Approach to Formal Digital System
    Design. Licentiate Thesis 378, Department of Computer and Information Science,
    Linkoping University, May 1993.",
  year = "1993",
  url = "citeseer.ist.psu.edu/larsson93transformational.html" }

Citations (may not include all citations):
1074 The Definition of Standard ML (context) - Milner, Tofte et al. - 1990
419 A Formulation of the Simple Theory of Types (context) - Church - 1940
221 Denotational Semantics A Methodology for Language Developmen.. (context) - Schmidt - 1988
217 High-Level Synthesis: Introduction to Chip and System Design (context) - Gajski, Dutt et al. - 1992
157 Edinburgh LCF: A Mechanised Logic of Computation (context) - Gordon, Milner et al. - 1979
138 The High-Level Synthesis of Digital Systems (context) - McFarland, Parker et al. - 1990
134 The Verilog Hardware Description Language (context) - Thomas, Moorby - 1991
128 Logic and Computation: Interactive Proof with Cambridge LCF (context) - Paulson - 1987
126 Introduction to HOL (context) - Gordon, Melham - 1993
125 A Temporal Logic for Multilevel Reasoning about Hardware (context) - Moszkowski - 1985
121 Executing Temporal Logic Programs - Moszkowski - 1985
108 IEEE Standard VHDL Language Reference Manual (context) - IEEE, Press - 1988
85 Circuit Design in Ruby (context) - Jones, Sheeran
81 Why Higher-Order Logic is a Good Formalism for Specifying an.. (context) - Gordon - 1985
72 Formal Hardware Verification Methods: A Survey (context) - Gupta - 1991
63 Automatic Verification of Sequential Circuits Using Temporal.. (context) - Browne, Clarke et al. - 1986
47 A proof of correctness of the VIPER microprocessor: the firs.. (context) - Cohn - 1988
41 Synthesis of Asynchronous VLSI Circuits (context) - Martin
38 Abstraction Mechanisms for Hardware Verification - Melham - 1988
33 A formal HDL and its use in the FM9001 verification - Jr, Brock - 1992
33 A Language for Compositional Specification and Verification .. (context) - Clarke, Long et al. - 1989
32 A proof generating system for Higher Order Logic (context) - Gordon - 1987
30 Kluwer Academic Publishers (context) - Lipsett, Schaefer et al. - 1989
28 The Mechanical Verification of a Microprocessor Design (context) - Jr - 1986
26 Formal Synthesis of Digital Systems (context) - Hanna, Longley et al.
24 Specification and Verification Using HigherOrder Logic (context) - Hanna, Daeche - 1985
24 ACM Transactions on Programming Languages and Systems (context) - Milne, the et al. - 1985
23 A Window Inference Tool for Refinement (context) - Grundy - 1992
20 Window Inference in the HOL System (context) - Grundy
20 Integration of Formal Methods with System Design (context) - Mayger, Fourman - 1991
19 Formal Verification of Hardware Design (context) - Yoeli - 1990
18 Formalising a hierarchical structure of practical mathematic.. (context) - Staples, Robinson
18 The HOL Verification of ELLA Designs - Boulton, Gordon et al.
17 Compiling VHDL into a HighLevel Synthesis Design Representat.. - Eles, Kuchcinski et al. - 1992
14 an algebraic VLSI design language (context) - Sheeran - 1984
13 The SECD Microprocessor: A Verification Case Study (context) - Graham - 1992
13 Proving a computer correct (context) - Gordon - 1983
11 FUNNEL: A CHDL with Formal Semantics (context) - Stavridou, Eker et al. - 1989
11 A Formal Methodology for Automated Synthesis of VLSI Systems (context) - Peng - 1987
11 The ELLA Language Reference Manual (context) - Electronic - 1989
10 Technical report (context) - Cousineau, Huet et al. - 1986
10 Synchronized transitions (context) - Staunstrup, Greenstreet
9 Extracting Circuits From Constructive Proofs (context) - Basin
9 the Interplay of Synthesis and Verification --- Experiments .. (context) - Johnson, Wehrmeister et al.
8 Formal Ruby (context) - Rossen
8 An Abstract Model of Behavior for Hardware descriptions (context) - McFarland, Parker - 1983
8 The formal definition of a synchronous hardware-description .. (context) - Gordon - 1992
7 Chalmers University of Technology (context) - Hutton, Interpreter - 1993
7 Formal System Design (context) - Fourman
7 Programming in Temporal Logic (context) - Hale - 1989
6 Abstraction and Verification (context) - Weise - 1989
6 Verification of VLSI circuits using LP (context) - Garland, Guttag et al. - 1988
6 Formalizing Abstraction Mechanisms for Hardware Verification.. (context) - Melham - 1990
6 Formal Methods for VLSI Design (context) - Staunstrup - 1990
6 Proving the Correctness of Digital Hardware Designs (context) - Barrow - 1984
5 From a HDL Description to Formal Proof Systems: Principles a.. (context) - Pierre
5 A Formalization of the VHDL Simulation Cycle (context) - Van Tassel - 1992
5 A HOL Semantics for a Subset of ELLA (context) - Boulton - 1992
5 Providing a VHDL-Interface for Proof Systems (context) - Umbreit - 1992
4 Ellis Horwood Series in Electrical and Electronic Engineerin.. (context) - Naish, Bishop - 1988
4 window interface for the window inference system (context) - Th'ery - 1992
4 Hardware Description Languages (context) - Hartenstein - 1987
4 Proof-based transformation of formal hardware models (context) - Busch - 1990
4 A Formal Introduction to a Simple HDL (context) - Brock, Warren et al.
3 The Transition Assertions Specification Method - no
3 A mechanised definition of Silage in HOL (context) - Gordon - 1993
3 Real-time temporal logic decision procedures (context) - Ostroff - 1989
3 Reasoning about software (context) - Hale
3 Cambridge Research Center (context) - International - 1991
3 Formal Verification of VHDL descriptions in Boyer-Moore: fir.. (context) - Borrione, Pierre et al. - 1990
3 ACM Transactions on Programming Languages and Systems (context) - Boute, Principles et al. - 1988
2 Transe: An Experimental Transformation Assistant for Digital.. (context) - Durrieu, Kessaci et al. - 1992
2 A practical application of verification to high-level synthe.. (context) - McFarland
2 Experience in Designing Formally Verifiable HDL's (context) - Eveking
2 DDD --- A System for Mechanized Digital System Design Deriva.. (context) - Johnson, Bose
2 The application of formal specification and verification to .. (context) - Herbert - 1985
2 Proof-aided design of verified hardware (context) - Busch, Venzl - 1991
2 Combining engineering vigor with mathematical rigor (context) - Chin - 1989
2 A formal definition of the static semantics of ella's core (context) - Morison, Hill - 1991
1 Hardware synthesis in constructive type theory (context) - Suk - 1990
1 Dealing With Temporal Complexity in Hardware Verification (context) - Herbert
1 A Formal Hardware Description and Verification Method (context) - Larsson - 1989
1 Philosophical Transactions of the Royal Society of London --.. (context) - Hanna, Daeche et al. - 1992
1 Introduction to Synthesis (context) - Lauther
1 The Synthesis Approach to Digital Design (context) - Michel, Lauther et al. - 1992
1 Formalization of VHDL Synthesis Procedure in Higher-Order Lo.. (context) - Wang, Stabler
1 the use of the HOL system for Protocol Verification (context) - Cardell-Oliver
1 The Proceedings of the International Tutorial and Workshop o.. (context) - Windley, Archer et al. - 1991
1 Integrating Hardware Verification with CHDLs (context) - Rajgopal, Hedlund et al.
1 Correctness properties of the VIPER block model (context) - Cohn - 1988
1 Correct Interactive Transformational Synthesis of DSP Hardwa.. (context) - Burns, Kinniment et al. - 1991
1 New Museums Site (context) - Gordon, Report et al. - 1983
1 The Description and Automatic Verification of Digital Circui.. (context) - Bailey, McCaskill et al. - 1991
1 Real Theorem Provers Need Real Interfaces (context) - Th'ery - 1992

Documents on the same site (http://fermivista.math.jussieu.fr/ftp/ftp.ida.liu.se.html): More
User Interface Design Support Tools and Critiquing - Ericsson (1994) (Correct)
Specification and Synthesis of Plans Using the Features and.. - Karlsson (1995) (Correct)
Computing Circumscription Revisited: Preliminary Report - Doherty, Lukaszewicz, Szalas (1995) (Correct)

Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback

CiteSeer.IST - Copyright Penn State and NEC