Ramayya Kumar, Klaus Schneider, Thomas Kropf  Home/Search
Context Related
| goethe.ira.uka.de/~schn...KuSK93a.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: goethe.ira.uka.de/~schneider/m... (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: . In this article we present a structured approach to formal hardware verification by modelling circuits at the register-transfer level using a restricted form of higher-order logic. This restricted form of higher-order logic is sufficient for obtaining succinct descriptions of hierarchically designed register-transfer circuits. By exploiting the structure of the underlying hardware proofs and limiting the form of descriptions used, we have attained nearly complete automation in proving the... (Update)
Context of citations to this paper: More
.... to model based approaches, they allow the use of abstraction mechanisms [2] for structure, data and time by using hierarchical descriptions [3], complex data types [4] and special temporal operators [5] Especially the abstraction from concrete bitwidths is useful for the...
...but actually most of mathematics. From the viewpoint of verification, this helps notably in expressing modular properties of circuits [KSK93] As a toy example, consider a processor with an adder A and a memory subsystem M connected in such a way that the adder takes its...
Cited by: More
Hierarchical Verification Using an MDG-HOL Hybrid Tool - Kort, Tahar, Curzon (2001) (Correct)
Automating the Verification of Parameterized Hardware using a.. - Curzon, Tahar (Correct)
Reflecting BDDs in Coq - Verma, Goubault-Larrecq, Prasad.. (2000) (Correct)
Active bibliography (related documents): More All
1.5: Efficient Representation and Computation of Tableaux Proofs - Schneider, Kumar, Kropf (1992) (Correct)
1.1: Embedding Hardware Verification within a Commercial Design .. - Kropf, Kumar, Schneider (Correct)
0.5: A Methodology for Formal Hardware Verification, with Application.. - Beatty (1993) (Correct)
Similar documents based on text: More All
0.2: Hardware-Verification using First Order BDDs - Klaus Schneider (1993) (Correct)
0.2: Accelerating Tableaux Proofs using Compact Representations - Schneider, Kumar, Kropf (1993) (Correct)
0.1: Integrating a First-Order Automatic Prover in the HOL.. - Kumar, Kropf, Schneider (1991) (Correct)
Related documents from co-citation: More All
11: Introduction to HOL: A Theorem Proving Environment for Higher-Oder Logic (context) - Gordon, Melham - 1993
7: Why higher-order logic is a good formalism for specifying and verifying hardware (context) - Gordon - 1986
7: Abstraction mechanisms for hardware verification - Melham - 1987
BibTeX entry: (Update)
Kumar, R.; Schneider, K.; Kropf, Th.: Structuring and Automating Hardware Proofs in a Higher-Order TheoremProving Environment; Journal of Formal Methods in System Design, Vol.2, No. 2, 1993, pp. 165-230. http://citeseer.ist.psu.edu/kumar93structuring.html More
@article{ kumar93structuring,
author = "Ramayya Kumar and Klaus Schneider and Thomas Kropf",
title = "Structuring and Automating Hardware Proofs in a Higher-Order Theorem-Proving Environment",
journal = "Formal Methods in System Design",
volume = "2",
number = "2",
pages = "165-223",
year = "1993",
url = "citeseer.ist.psu.edu/kumar93structuring.html" }
Citations (may not include all citations):779 Symbolic model checking: 10 20 states and beyond - Burch, Clarke et al. - 1990
634 A machine oriented logic based on the resolution principle (context) - Robinson - 1965
334 A Computational Logic Handbook (context) - Boyer, Moore - 1988
322 First-Order Logic and Automated Theorem Proving (context) - Fitting - 1990
156 SATCHMO: A theorem prover implemented in prolog (context) - Manthey, Bry - 1988
142 Automated Theorem Proving (context) - Bibel - 1987
108 Verification of synchronous sequential machines based on sym.. (context) - Coudert, Berthet et al. - 1989
81 Why higher-order logic is a good formalism for specifying an.. (context) - Gordon - 1986
68 Automated Reasoning: Introduction and Applications (context) - Wos, Overbeek et al. - 1984
58 Representing circuits more efficiently in symbolic model che.. (context) - Burch, Clarke et al. - 1991
58 Untersuchungen uber das logisches Schließen (context) - Gentzen - 1935
49 HARP: A tableau-based theorem prover (context) - Oppacher, Suen - 1988
47 A proof of correctness of the viper microprocessor: The firs.. (context) - Cohn - 1988
43 Seventy-five problems for testing automatic theorem provers (context) - Pelletier - 1986
41 The notion of proof in hardware verification - Cohn - 1989
32 A proof generating system for higher-order logic (context) - Gordon - 1988
31 Multilevel Verification of Microprocessor-Based Systems (context) - Joyce - 1989
27 Correctness properties of the viper block model: The second .. (context) - Cohn - 1988
27 Implementing Safety Critical Systems: The VIPER Microprocess.. (context) - Cullyer - 1988
26 Formal synthesis of digital systems (context) - Hanna, Longley et al. - 1989
20 Integration of formal methods with system design (context) - Mayger, Fourman - 1991
19 The undecidability of unification in third order logic (context) - Huet - 1973
19 Formal verification and implementation of a microprocessor (context) - Joyce - 1988
19 Formal verification of hardware correctness: Introduction an.. (context) - Camurati, Prinetto - 1988
18 The HOL verification of ELLA designs - Boulton, Gordon et al. - 1991
14 Formal system design - interactive synthesis based on comput.. (context) - Finn, Fourman et al. - 1989
11 Integrating a first-order automatic prover in the hol enviro.. - Kumar, Kropf et al. - 1991
10 Specification and verification of digital systems using high.. (context) - Hanna, Daeche - 1986
9 Guest editors' introduction: New VLSI tools (context) - Gajski, Kuhn - 1983
8 Logic for Computer Science---Foundations of Automated Theore.. (context) - Gallier - 1986
7 Number 78 in Lecture Notes in Computer Science (context) - Gordon, Milner et al. - 1979
7 Formal specification and verification of hardware: A compara.. (context) - Stavridou, Barringer et al. - 1988
7 A common approach to test generation and hardware-verificati.. - Kropf, Wunderlich - 1991
7 Structuring hardware proofs: First steps towards automation .. - Schneider, Kumar et al. - 1991
6 A methodology for reusable hardware-proofs (context) - Aargaard, Leeser - 1992
6 Automating most parts of hardware proofs in HOL - Schneider, Kumar et al. - 1991
6 Efficient representation and computation of tableau proofs - Schneider, Kumar et al. - 1992
5 Modelling generic hardware structures by abstract datatypes (context) - Schneider, Kumar et al. - 1992
5 More reasons why higher-order logic is a good formalism for .. (context) - Joyce - 1991
4 The FAUST prover - Schneider, Kumar et al. - 1992
3 A model of design representation and synthesis (context) - Walker, Thomas - 1985
3 Current Trends in Hardware Verification and Automated Theore.. (context) - Subrahmanyam, Birtwistle - 1988
2 Journal of Symbolic Computation (context) - Church, on et al. - 1936
2 A methodology for integrating hardware design and verificati.. (context) - Kalvala, Archer et al. - 1991
2 Semantic tableau as a framework for automated theorem provin.. (context) - Reeves - 1987
2 First steps towards automating hardware proofs in hol - Kumar, Kropf et al. - 1991
1 Manual part of the HOL system (context) - Gordon, Melham et al. - 1988
1 The undecidability of the second order unification (context) - Goldfarb - 1981
1 Microprocessor verification (context) - Windley - 1991
1 Ein Sequenzenkalkul fur HOL (context) - Schneider - 1991
1 Prove: Prolog based verifier (context) - Srinivas, Agrawal - 1986
1 Private communication (context) - Arthan - 1991
1 Institut fur Rechnerentwurf und Fehlertoleranz (context) - Vogelsang, mit et al. - 1991
1 Formal hardware verification in HOL and in Boyer-Moore: A co.. (context) - Angelo, Verkest et al. - 1991
1 Resolution based correctness proofs of synchronous circuits (context) - Camurati, Margaria et al. - 1991
1 University of California (context) - on, Theorem et al. - 1991
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://goethe.ira.uka.de/~schneider/my_papers/): More
Alternative Proof Procedures for Finite-State Machines in .. - Schneider, Kumar, Kropf (1993) (Correct)
Abstraction of Systems with Counters for Symbolic Model.. - Schneider, Logothetis (Correct)
Automating Most Parts of Hardware Proofs in HOL - Schneider, Kumar, Kropf (1991) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC