(Enter summary)
Abstract: We present an architecture and hardware for
scheduling gigabit packet streams in server clusters that
combines a Network Processor datapath and an FPG,4
for use in server NICs and server cluster switches. Our
architectural framework can provide EDF, static-priority,
fair-share and DWCS native scheduling support for besteffort
and real-time streams. This allows (i)
interoperability of scheduling hardware supporting
different scheduling disciplines and (iO helps in
providing customized scheduling ... (Update)
Cited by: More
Network Processors as Building Blocks in Overlay Networks - Gavrilovska, Schwan..
(Correct)
Similar documents (at the sentence level):
8.4%: ShareStreams: A Scalable Architecture and Hardware .. - Krishnamurthy..
(Correct)
Active bibliography (related documents): More All
0.4: Leveraging Block Decisions and Aggregation in the.. - Krishnamurthy.. (2002)
(Correct)
0.3: Internet-based Tool for System-on-Chip Integration - David Lim Christopher (2003)
(Correct)
0.3: Internet-based Tool for System-On-Chip Project Testing.. - Christopher Neely.. (2003)
(Correct)
Similar documents based on text: More All
0.5: Architecture and Hardware Support for Real-time.. - Krishnamurthy..
(Correct)
0.4: On Network CoProcessors for Scalable, Predictable Media .. - Krishnamurthy, Schwan, .. (2002)
(Correct)
0.3: Adaptive Real-Time Management Of Communication And Computation.. - West (2000)
(Correct)
BibTeX entry: (Update)
R. Krishnamurthy, S. Yalamanchili, K. Schwan, and R. West. Architecture and Hardware for Scheduling Gigabit Packet Streams. In Proc. of Hot Interconnects 10, Stanford, CA, Aug. 2002. http://citeseer.ist.psu.edu/krishnamurthy02architecture.html More
@misc{ krishnamurthy02architecture,
author = "R. Krishnamurthy and S. Yalamanchili and K. Schwan and R. West",
title = "Architecture and Hardware for Scheduling Gigabit Packet Streams",
text = "R. Krishnamurthy, S. Yalamanchili, K. Schwan, and R. West. Architecture
and Hardware for Scheduling Gigabit Packet Streams. In Proc. of Hot Interconnects
10, Stanford, CA, Aug. 2002.",
year = "2002",
url = "citeseer.ist.psu.edu/krishnamurthy02architecture.html" }
Citations (may not include all citations):
790
Analysis and Simulation of a Fair-Queueing Algorithm (context) - Demers, Keshav et al. - 1990
51
Hardware-efficient fair queueing architectures for highspeed..
- Rexford, Greenberg et al. - 1996
39
Dynamic Window- constrained scheduling for multimedia applic..
- West, Schwan - 1999
32
the efficient implementation of fair queueing
- Keshav - 1991
30
Analysis of a Window-Constrained Scheduler for Real-time and..
- West, Poellabauer - 2000
17
Scalable hardware priority queue architectures for highspeed..
- Moon, Rexford et al. - 2000
11
A Network CoProcessor-Based Approach to Scalable Media Strea..
- Krishnamurthy, Schwan et al. - 2000
8
The universality of the shuffleexchange networks (context) - Wu, Feng - 1981
3
The Georgia Tech ASAN Project (context) - Krishnamurthy, Azad et al. - 2001
3
ACM International Symposium on Field Programmable Gate Array.. (context) - Lockwood, Turner et al. - 2000
1
Architecture and Hardware Support for Scheduling of Gigabit .. (context) - Krishnamurthy, Yalamanchili et al. - 2001
www.synplicity.com
www.xilinx.co
http://www.infinibandta.org
www.celoxica.com/products/boards/index.htm
http://www.aldec.com
Documents on the same site (http://www.cs.bu.edu/fac/richwest/pubs.html): More
Analysis of a Window-Constrained Scheduler for Real-Time and .. - West, Poellabauer (2000)
(Correct)
Flexible Event Delivery for Kernel Extensions in ELinux - Poellabauer, Schwan, West
(Correct)
Flexible User/Kernel Communication For Real-Time.. - Poellabauer.. (2000)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC