See this document in CiteSeerX!

Scalable Vector Media-processors for Embedded Systems (2002)  (Make Corrections)  (9 citations)
Christoforos Kozyrakis



  Home/Search   Context   Related

 
View or download:
berkeley.edu/paper...zyrakis_thesis.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  berkeley.edu/publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Scalable Vector Media-processors Christoforos Kozyrakis Doctor of Philosophy in Computer Science University of California at Berkeley Professor David A. Patterson, Chair Over the past twenty years, processor designers have concentrated on superscalar and VLIW architectures that exploit the instruction-level parallelism (ILP) available in engineering applications for workstation systems. Recently, however, the focus in computing has shifted from engineering to multimedia applications and... (Update)

Cited by:   More
Data- and Task Parallel Image Processing on a Mixed.. - Caarls, Jonker.. (2004)   (Correct)
Multiplier for VIRAM1 - Joseph Gebis Report   (Correct)
Generating Permutation Instructions from a - High-Level Description Manikandan   (Correct)

Active bibliography (related documents):   More   All
2.6:   Vector vs. Superscalar and VLIW Architectures for Embedded .. - Kozyrakis, Patterson (2002)   (Correct)
2.2:   A Media-Enhanced Vector Architecture for Embedded Memory Systems - Kozyrakis (1999)   (Correct)
1.5:   Hardware/Compiler Co-development for an Embedded.. - Kozyrakis, Judd.. (2002)   (Correct)

Similar documents based on text:   More   All
0.3:   A Case for Intelligent RAM - Patterson, al. (1997)   (Correct)
0.3:   On Detailed Routing for a Hierarchical Scalable.. - Caspi, Huang, Kozyrakis (1998)   (Correct)
0.3:   Pipelined Multi-Queue Management in a VLSI ATM.. - Kornaros.. (1997)   (Correct)

Related documents from co-citation:   More   All
3:   superscalar and VLIW architectures for embedded multimedia benchmarks (context) - Kozyrakis, Patterson - 2002
3:   Tarantula: A Vector Extension to the Alpha Architecture (context) - Espasa, Ardanaz et al. - 2002
3:   A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998

BibTeX entry:   (Update)

C. Kozyrakis. Scalable Vector Media-processors for Embedded Systems. PhD thesis, University of California at Berkeley, 2002. http://citeseer.ist.psu.edu/kozyrakis02scalable.html   More

@misc{ kozyrakis02scalable,
  author = "C. Kozyrakis",
  title = "Scalable Vector Media-processors for Embedded Systems",
  text = "C. Kozyrakis. Scalable Vector Media-processors for Embedded Systems. PhD
    thesis, University of California at Berkeley, 2002.",
  year = "2002",
  url = "citeseer.ist.psu.edu/kozyrakis02scalable.html" }
Citations (may not include all citations):
1575   Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 2002
485   The JPEG Still Picture Compression Standard (context) - Wallace - 1991
337   Error Bounds for Convolutional Codes and an Asymptotically O.. (context) - Viterbi - 1967
320   MediaBench: a Tool for Evaluating and Synthesizing Multimedi.. - Lee, Potkonjak et al. - 1997
292   Advanced Compiler Design and Implementation (context) - Muchnick - 1997
234   Cache memories (context) - Smith - 1982
230   Limits of Instruction-level Parallelism - Wall - 1991
230   Compiler Transformations for High Performance Computing - Graham, Bacon et al. - 1994
155   Alpha Architecture Reference Manual (context) - Sites - 1992
136   Superscalar Microprocessor (context) - Yeager - 1996
132   The Alpha 21264 Microprocessor (context) - Kessler - 1999
131   Parallel Computer Architecture: a Hardware /software Approac.. (context) - Culler, Singh et al. - 1998
117   Access and Alignment of Data in an Array Processor (context) - Lawrie - 1975
100   Checking System Rules using Systemspecific (context) - Engler, Chelf et al. - 2000
99   Hitting the Memory Wall: Implications of the Obvious - Wulf, McKee - 1995
81   Implementing Precise Interrupts in Pipelined Processors (context) - Smith, Pleszkun - 1988
78   Data Prefetching in Multiprocessor Vector Cache Memories (context) - Fu, Patel - 1991
76   The future of wires - Ho, Mai et al. - 2001
74   Instruction Issue Logic for High-Performance (context) - Sohi - 1990
72   Computer Organization and Design : the Hardware /Software In.. (context) - Patterson, Hennessy - 1998
68   How Multimedia Workloads Will Change Processor Design (context) - Diefendor, Dubey - 1997
65   Dhrystone: A Synthetic Systems Programming Benchmark (context) - Weicker - 1984
65   PIPE: A VLSI Decoupled Architecture (context) - Goodman - 1985
65   A Case for Two-way Skewed Associative caches - Seznec - 1993
61   The IA-32 Intel Architecture Software Developer's Manual (context) - Corporation - 2000
59   The Microarchitecture of Superscalar Processors - Smith, Sohi - 1995
55   Cramming More Components onto Integrated Circuits (context) - Moore - 1965
52   Register organization for media processing - Rixner, Dally et al. - 2000
52   DSPstone: A DSP-oriented Benchmarking Methodology (context) - Zivojnovic, Martinez et al. - 1994
48   Design of a Computer - The Control Data (context) - Thornton - 1970
46   Quantifying the Complexity of Superscalar Processors - Palacharla, Jouppi et al. - 1996
42   Lx: a Technology Platform for Customizable VLIW Embedded Pro.. - Faraboschi, Brown et al. - 2000
39   A Simulation Study of Decoupled Architecture Computers (context) - Smith, Weiss et al. - 1986
39   Memory-System Design Considerations for Dynamically-Schedule.. - Farkas - 1997
37   FlexRAM: Toward an Advanced Intelligent Memory System - Kang, Huang et al. - 1999
35   SPERTII: A Vector Microprocessor System - Wawrzynek, Asanovic et al. - 1996
31   A Case for Intelligent DRAM: IRAM (context) - Patterson, Anderson et al. - 1997
31   A Comprehensive Instruction Fetch Mechanism for a Processor .. - Yeh, Patt - 1992
30   Dynamic Instruction Scheduling and the Astronautics ZS (context) - Smith - 1989
30   Decoupled AccesExecute Computer Architecture (context) - Decoupled, Computer et al. - 1984
30   Microprocessor: User's Manual (context) - Heinrich - 1994
28   Decoupled Vector Architecture - Espasa, Valero - 1996
25   Missing memory wall case processormemory integration (context) - Saulsbury, the et al. - 1996
24   DSP Processor Fundamentals: Architectures and Features (context) - Lapsley, Bier et al. - 1997
22   Performance of Cached DRAM Organizations in Vector Supercomp.. (context) - Hsu, Smith - 1993
21   XOR-schemes: A Flexible Data Organization in Parallel Memori.. (context) - Frailong, Jalby et al. - 1985
19   Out-of-order Vector Architectures - Espasa, Valero et al. - 1997
19   Embedded DRAM Technology: Opportunities and Challenges (context) - Subramanian, Kalter - 1999
18   High-bandwidth Interleaved Memories for Vector Processors - .. (context) - Sohi - 1993
18   MISC: A Multiple Instruction Stream Computer - Tyson, Farrens et al. - 1992
16   Control Data STAR-100 Processor Design (context) - Hintz, Tate - 1972
16   DSP Processors Hit the Mainstream (context) - Eyre, Bier - 1998
16   Exploiting a New Level of DLP in Multimedia Applications - Corbal, Valero et al. - 1999
14   The Cray-1 Computer System (context) - Russel - 1978
13   Virtual Memory in Contemporary Microprocessors - Jacob, Mudge - 1998
13   Understanding Multimedia Applications Characteristics for De.. - Fritts, Wolf et al. - 1999
12   Characterizing Memory Performance in Vector Multiprocessors (context) - Smith, Taylor - 1992
12   A New Era of Fast Dynamic RAMs (context) - Jones - 1992
11   New DRAM Technologies: A Comprehensive Analysis of the New A.. (context) - Przybylski - 1994
10   The Trimedia TM-1 PCI VLIW Media Processor (context) - Slavenburg, Rathnam et al. - 1996
10   cient Architecture for Media Processing (context) - Rixner, Dally et al. - 1998
10   cient Algorithm for Exploiting Multiple Arithmetic Units (context) - Tomasulo - 1967
9   Information Appliances: Gadget Netopia (context) - Lewis - 1998
9   Evaluating Stream Bu#ers as A Secondary Cache Replacement (context) - Paracharla, Kessler - 1994
9   Cache Performance for Multimedia Applications (context) - Slingerland, Smith - 2001
9   Vector Instruction Set Support for Conditional Operations - Smith, Faanes et al. - 2000
9   High-Performance Image Processing Using Special-Purpose CPU .. (context) - Rice - 1996
8   New TPC Benchmarks for Decision Support and Web Commerce (context) - Poess, Floyd - 2000
8   The Performance Impact of Vector Processor Caches (context) - Gee, Smith - 1992
8   Architecture of the VPP500 Parallel Supercomputer (context) - Utsumi, Ikeda et al. - 1994
8   Compiling and optimizing for decoupled architectures (context) - Topham, Rawsthorne et al. - 1995
7   A Second Generation SIMD Microprocessor Architecture (context) - Phillip - 1998
7   The MAJC Architecture: a Synthesis of Parallelism and Scalab.. (context) - Tremblay, Chan et al. - 2000
5   Digest of Technical Papers (context) - Intl, Conference - 2000
5   Machine Organization of the IBM RISC System/6000 Processor (context) - Grohoski - 1990
5   Vector Extensions to the MIPS-IV Instruction Set Architectur.. (context) - Martin - 1999
5   Hardware /compiler Codevelopment for an Embedded Media Proce.. - Kozyrakis, Judd et al. - 2001
5   Digest of Technical Papers (context) - Intl, Conference - 1998
5   Digest of Technical Papers (context) - Intl, Conference - 1999
4   Evaluation of the WM Computer Architecture (context) - Wulf - 1992
4   Precise Interrupts - Moudgill, Vassiliadis - 1996
4   Architecture and Application: The Performance of NEC SX-4 on.. (context) - Hammond, Loft - 1996
4   The Hierarchical Multi-bank DRAM: a High-performance Archite.. - Yamauchi, Hammond et al. - 1997
3   MIPS RISC Architecture (context) - Heinrich - 1998
3   Direct Rambus Technology: The Main Memory Standard (context) - Crisp - 1997
3   VelociTi Architecture TMSCx (context) - The, of et al. - 1997
3   VIRAM: A Media-oriented Vector Processor with Embedded DRAM (context) - Kozyrakis, Gebis et al. - 2000
3   Vector Microprocessors for Desktop Computing - Stoodley, Lee - 1999
2   ciency of IRAM Architectures (context) - Fromm, Perissakis et al. - 1997
2   Microprocessor Report (context) - Levy, Scores et al. - 2000
2   ManArray Devours DSP Code (context) - Levy - 2001
2   Multithreading Decoupled Architectures for Complexity-E#ecti.. - Sung, Krashinsky et al. - 2001
2   Performance Analysis of Instruction Set Architecture Extensi.. (context) - Slingerland, Smith - 2001
2   MIPS64 Architecture for Programmers (context) - Technologies - 2001
2   Cached DRAM for ILP Processor Memory Access Latency Reductio.. - Zang, Zhu et al. - 2001
2   Challenges and Trends (context) - Grohoski - 1998
2   Engineering Design of the Convex C (context) - Jones - 1989
2   High Performance Memories : New Architecture DRAMs and SRAMs (context) - Prince - 1996
2   Performance of the Decoupled ACRI-1 Architecture: the Perfec.. (context) - Topham, McDougall - 1995
2   Digital Semiconductor Alpha 21064 and 21064A Microprocessors.. (context) - Corp
2   Computational RAM: implementing processors in memory (context) - Elliott, Stumm et al. - 1999
2   The Multicluster Architecture: Reducing Processor Cycle Time.. - Farkas, Chow et al. - 1997
2   Universitat Politecnica de Catalunya (context) - Espasa, Architectures - 1997
2   Symposium on High-Performance Computer Architecture (context) - Dally, Engines et al. - 1998
2   Data Cache and Direct Memory Access in Programming Mediaproc.. (context) - Kim, Managuli et al. - 2001
1   The Cache DRAM Architecture: A DRAM with an On-Chip Cache Me.. (context) - Hikada - 1990
1   MIPS Plays Hardball with Soft Cores (context) - Halfhill - 1999
1   Microprocessor Report (context) - Watch - 2001
1   Embedded Benchmarks Grow Up (context) - Halfhill - 1999
1   Mbit Virtual Channel Synchronous DRAM (context) - Matsui, Sakakibara - 1999
1   FACOMVector Processor System: VP-100/VP (context) - Miura, Uchida - 1984
1   The VIRAM Verification Development (context) - Williams - 2002
1   Pseudo-random Interleaved Memories (context) - Rau - 1991
1   Programming Language Standard (context) - Organization, IEC - 1999
1   The IBM/370 Vector Architecture: Design Considerations (context) - Padegs, Moore et al. - 1988
1   Challenges and Trends (context) - Killian - 1998
1   Minicomputer Blasts Through 4 Million Instructions per Secon.. (context) - Ward - 1982
1   Exploiting On-Chip Bandwidth in the VIRAM Compiler (context) - Judd, Yelick et al. - 2000
1   NEC VR5400 Makes Media Debut (context) - Turley - 1998
1   VLIW Architectures and the ELI (context) - Fisher - 1983
1   SPEC CPU2000: Measuring Performance in the New Millennium (context) - Henning - 2000
1   Microprocessor Report (context) - Watch - 2001
1   MRD Single Chip Microcontroller with High Capacity MB Inte.. (context) - Single, with et al. - 1998
1   ns Address Access Time 8k-1024 Embedded Synchronous DRAM Mac.. (context) - Takahashi, Dhong et al. - 2000
1   A Synthetic Benchmark (context) - Gurnow, Wichmann - 1976



The graph only includes citing articles where the year of publication is known.

Documents on the same site (http://iram.cs.berkeley.edu/publications.html):   More
The Energy Efficiency of IRAM Architectures - Fromm, Perissakis, Cardwell.. (1996)   (Correct)
Evaluation of Existing Architectures in IRAM Systems - Bowman, Cardwell.. (1997)   (Correct)
Intelligent RAM (IRAM): the Industrial Setting.. - Patterson..   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC