See this document in CiteSeerX!

Cache Performance in Vector Supercomputers (1994)  (Make Corrections)  (16 citations)
L. I. Kontothanassis, R. A. Sugumar, G. J. Faanes, J. E. Smith, M. L. Scott
Supercomputing



  Home/Search   Context   Related

 
View or download:
rochester.edu/syst...percomputers.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  rochester.edu (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Traditional supercomputers use a flat multi-bank SRAM memory organization to supply high bandwidth at low latency. Most other computers use a hierarchical organization with a small SRAM cache and slower, cheaper DRAM for main memory. Such systems rely heavily on data locality for achieving optimum performance. This paper evaluates cache-based memory systems for vector supercomputers. We develop a simulation model for a cache-based version of the Cray Research C90 and use the NAS parallel... (Update)

Context of citations to this paper:   More

...hierarchy is to minimize traffic between different memory levels. This may be obtained through various techniques, see for example [7, 10, 5, 9]. Our approach is using hashing functions in order to minimize the traffic between two consecutive memory levels. The usual hashing...

...memory usage and reduce memory latency have not always been useful in vector architectures. For example, data caches have been studied [9, 6]; however, the results are mixed, with performance gain or loss depending on working set sizes and the fraction of non unit stride...

Cited by:   More
Parallel Vector Access: A Technique for Improving Memory System.. - Mathew (2000)   (Correct)
Stream Register Files with Indexed Access - Nuwan Jayasena Mattan (2004)   (Correct)
Techniques Utilizing Memory Reference Characteristics for Improved .. - Wong   (Correct)

Active bibliography (related documents):   More   All
0.5:   Code Optimizers and Register Organizations for Vector Architectures - Lee (1992)   (Correct)
0.5:   A Comparative Study of Automatic Vectorizing Compilers - Levine, Callahan, Dongarra (1991)   (Correct)
0.5:   Memory Models - Kontothanassis, Scott (1996)   (Correct)

Similar documents based on text:   More   All
0.3:   Vector Instruction Set Support for Conditional Operations - Smith Greg Faanes (2000)   (Correct)
0.1:   A Power Efficient Embedded High Performance Computer for.. - Puschak, al.   (Correct)
0.1:   Implementation of an ECS SRAM - Sam Appleton   (Correct)

Related documents from co-citation:   More   All
9:   Decoupled Vector Architectures - Espasa, Valero - 1996
9:   Quantitative analysis of vector code - Espasa, Valero et al. - 1995
9:   Dixie: a trace generation system for the C (context) - Espasa, Martorell - 1994

BibTeX entry:   (Update)

L. Kontothanassis, R. A. Sugumar, G. J. Faanes, J. E. Smith, and M. L. Scott. Cache performance in vector supercomputers. In Spercomputing, 1994. http://citeseer.ist.psu.edu/kontothanassis94cache.html   More

@inproceedings{ kontothanassis94cache,
    author = "Leonidas I. Kontothanassis and Rabin A. Sugumar and Greg Faanes and James E. Smith and Michael L. Scott",
    title = "Cache performance in vector supercomputers",
    booktitle = "Supercomputing",
    pages = "255-264",
    year = "1994",
    url = "citeseer.ist.psu.edu/kontothanassis94cache.html" }
Citations (may not include all citations):
250   volume 3 of The Art of Computer Programming (context) - Knuth, Searching - 1973
234   Cache Memories (context) - Smith - 1982
217   NASA Ames Research Center (context) - Bailey, Barton et al. - 1991
78   Data Prefetching in Multiprocessor Vector Cache Memories (context) - Fu, Patel - 1991
22   Performance of Cached DRAM Organizations in Vector Supercomp.. (context) - Hsu, Smith - 1993
8   The Performance Impact of Vector Processor Caches (context) - Gee, Smith - 1992
6   Structural Aspects of the System /360 Model (context) - Liptay - 1968
6   Cache Performance on Vector Processors (context) - So, Zecca - 1988
2   Vector Processing on the Alliant FX/8 Multiprocessor (context) - Abu-Sufah, Malony - 1986
2   Using Cache Memory to Reduce Processor/Memory Traffic (context) - Goodman - 1983
2   Vector System Performance on the IBM (context) - Clark, Wilson - 1986



The graph only includes citing articles where the year of publication is known.


Documents on the same site (http://hypatia.dcs.qmw.ac.uk/site/cs.rochester.edu):   More
Correction of a Memory Management Method for Lock-Free Data.. - Michael, Scott (1995)   (Correct)
Recognizing Teleoperated Manipulations - Pook, Ballard (1993)   (Correct)
Unifying Data and Control Transformations for Distributed Shared .. - Cierniak (1994)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC