See this document in CiteSeerX!

Binding Time in Distrubuted Shared Memories (1999)  (Make Corrections)  
Jinscok Kong



  Home/Search   Context   Related

 
View or download:
umn.edu/Research/Agassi...kong.phd.ps.Z
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  umn.edu/Research/A...agassiz_pubs (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Distributed shared memory (DSM) architectures try to bind recently referenced data to memory local to a node with the assumption that the data will be referenced again in the near future. However, patterns of reference at the local memory may not be as highly localized as at the processor cache. In general, the higher the cache hit rate, the lower the local memory hit rate. Also, unlike in traditional caches, replaced data from the local memory can have the side effect of affecting locality of... (Update)

Active bibliography (related documents):   More   All
0.8:   Design and Performance of the Software-controlled COMA - Moga (1998)   (Correct)
0.7:   Global Bus Design of a Bus-Based COMA Multiprocessor DICE - Gyungho Lee Bland   (Correct)
0.5:   Bus-Based COMA --- Reducing Traffic in Shared-Bus.. - Anders Landin And (1996)   (Correct)

Similar documents based on text:   More   All
0.6:   Fraction Of The Semileptonic Decay - Meson Of The   (Correct)
0.5:   Processing of Flat and Non-Flat Image Information on Arbitrary.. - Bertalmio (2001)   (Correct)
0.5:   Quality of Service Based Incremental Retrieval of Continuous .. - Kenchammana-Hosekote   (Correct)

BibTeX entry:   (Update)

@misc{ kong-binding,
  author = "Jinscok Kong",
  title = "Binding Time in Distrubuted Shared Memories",
  url = "citeseer.ist.psu.edu/kong99binding.html" }
Citations (may not include all citations):
1575   Computer Architecture: A Quantitative Approach (context) - Patterson, Hennessy - 1996
723   Memory coherence in shared virtual memory systems - Li, Hudak - 1989
606   How to make a multiprocessor computer that correctly execute.. (context) - Lamport - 1979
443   Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
406   Treadmarks: Distributed shared memory on standard workstatio.. - Keleher, Cox et al. - 1994
357   The directory-based cache coherence protocol for the DASH mu.. (context) - Lenoski, Laudon et al. - 1990
275   Virtual memory mapped network interface for the SHRIMP multi.. - Blumrich, Li et al. - 1994
268   Tempest and Typhoon: User-level shared memory - Reinhardt, Larus et al. - 1994
222   The SGI origin: A ccNUMA highly scalable server (context) - Laudon, Lenoski - 1997
195   A new solution to coherence problem in multicache systems (context) - Censier, Feautrier - 1978
191   Introduction to Parallel Computing (context) - Kumar, Grama et al. - 1994
176   Shared memory consistency models: A tutorial - Adve, Gharachorloo - 1996
156   An evaluation of directory schemes for cache coherence - Agarwal, Simoni et al. - 1988
145   DDM - a cache-only memory architecture - Hagersten, Haridi et al. - 1992
142   Mint: A front-end for efficient simulation of shared-memory .. - Veenstra, Fowler - 1994
121   Monsoon: An explicit tokenstore architecture (context) - Papadopoulos, Culler - 1990
111   Using cache memory to reduce processor-memory traffic (context) - Goodman - 1983
101   The SPLASH-2 programs: Characterization and methodological c.. - Woo, Ohara et al. - 1994
85   Improving release-consistent shared virtual memory using aut.. - Iftode, Dubnicki et al. - 1996
77   STiNG: A CC-NUMA computer system for the commercial marketpl.. - Lovett, Clapp - 1996
70   Adaptive cache coherency for detecting migratory shared data - Cox, Fowler - 1993
70   Cache memories (context) - Smith - 1982
70   Efficient and correct execution of parallel programs that sh.. (context) - Shasha, Snir - 1988
66   Parallel Computer Architecture: A Hardware / Software Approa.. (context) - Culler, Singh et al. - 1997
63   Tradeoffs in two-level on-chip caching - Jouppi, Wilton - 1994
57   An argument for simple COMA - Saulsbury, Wilkinson et al. - 1995
52   Decoupled hardware support for distributed shared memory (context) - Reinhardt, Pfile et al. - 1996
52   An adaptive cache coherence protocol optimized for migratory.. (context) - Stenstrom, Brorsson et al. - 1993
49   An economical solution to the cache coherence problem (context) - Archibald, Baer - 1984
46   Architecture of a Message-Driven Processor (context) - Dally, Chao et al. - 1987
45   mp scalable shared memory multiprocessor (context) - Nowatzyk, Aybay et al. - 1995
36   Reactive NUMA: A design for unifying S-COMA and CC-NUMA (context) - Falsafi, Wood - 1997
36   Cache coherence protocols evaluation using a multiprocessor .. (context) - Archibald, Baer - 1986
32   bus architecture for shared memory multiprocessors (context) - Wilson, cache - 1987
29   Evaluating the memory overhead required for COMA architectur.. (context) - Joe, Hennessy - 1994
26   A new approach for the verification of cache coherence proto.. - Pong, Dubois - 1995
23   Performance measurements on HEP --- a pipelined MIMD compute.. (context) - Jordan - 1983
23   Cache system design in the tightly coupled multiprocessor sy.. (context) - Tang - 1976
20   Multiprocessor cache design considerations (context) - Lee, Yew et al. - 1987
17   The effectiveness of SRAM network caches in clustered DSMs - Moga, Dubois - 1998
16   A Non-hierarchical Cache Only Memory Architecture (context) - Joe - 1995
15   False sharing and spatial locality in multiprocessor caches - Torrellas, Lam et al. - 1994
14   IEEE Transactions on Communications (context) - Zafiropulo, West et al. - 1980
14   Dynamic pointer allocation for scalable cache coherence dire.. - Simoni, Horowitz - 1991
12   the inclusion properties for multilevel cache hierarchies (context) - Baer, Wang - 1988
11   Bus-based COMA --- reducing traffic in shared-bus multiproce.. - Landin, Dahlgren - 1996
10   The evolution of the HP/convex exemplar (context) - Brewer, Astfalk - 1997
6   Thrashing: Its causes and prevention (context) - Denning - 1968
6   An SCI-based enterprise server (context) - Lovett, Clapp et al. - 1998
6   Reducing the replacement overhead in bus-based COMA multipro.. - Dahlgren, Landin - 1997
5   ASCOMA: An adaptive hybrid shared memory architecture - Kuo, Carter et al. - 1998
4   Relaxing the inclusion property in cache only memory archite.. - Kong, Lee - 1996
4   Prospects of distributed shared memory for reducing global t.. - Lee, Kong - 1995
4   Enhancing memory use in simple coma: Multiplexed simple coma - Basu, Torrellas - 1998
3   Protocol mapping in bus-based COMA multiprocessors - Lee, Quattlebaum et al. - 1994
3   Excel-NUMA: Toward programmability (context) - Zhang, Cintra et al. - 1999
1   New directories in scalable shared memory multiprocessor arc.. (context) - James, Laundrie et al. - 1990
1   Coherence and replacement protocol of DICE - a bus-based COM.. (context) - Cho, Kong et al. - 1999
1   DYMA: A novel memory architecture for distributed shared mem.. (context) - Kong, Lee - 1995
1   Cache Coherence Directory for Scalable Multiprocessors (context) - Simoni - 1995

Documents on the same site (http://www.cs.umn.edu/Research/Agassiz/agassiz_pubs.html):   More
Write Buffer Design for Cache-Coherent Shared-Memory.. - Mounes-Toussi, Lilja (1995)   (Correct)
Reducing Cache Misses for CC-NUMA by Careful Page-Mapping - Jian Huang   (Correct)
An Evaluation of a Compiler Optimization for Improving.. - Mounes-Toussi, Lilja, Li (1994)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC