(Enter summary)
Abstract: There are strong demands for high speed and low power to realize
systems on silicon. However, the current circuit design
technologies for MPU and DRAM are based on their own
optimized process technologies. It is necessary modify the
circuit design technology for embedded memory logic after
reviewing process technologies of MPU and DRAM. In this
paper, we propose the modified design concept for IRAM for
multimedia applications. After scrutinizing an example of
multimedia applications, we propose ... (Update)
Context of citations to this paper: More
...SIMD allows. Besides those mentioned here, there are also countless schemes for very special purpose of applications like multimedia [20], I O [19] nearest neighbor searching [26] ATM table lookup [10] vector for large scienti c computation [18] 2 etc. 5.5.3 RAMPage...
Cited by: More
Exploiting Application Parallelism Using Advanced Intelligent.. - Huang (1999)
(Correct)
Active bibliography (related documents): More All
0.5: Voltage Screens Early-Life Failures In Cmos Integrated Circuits - Chang (1998)
(Correct)
0.3: Dynamic Random Access Memory: A Survey - Mitra (1999)
(Correct)
0.3: Design of High-Speed Serial Links in CMOS - Yang (1998)
(Correct)
System load high. Please wait...
Timeout. Please try your query later.
Similar documents based on text: More All
0.3: Automatic Generation of Embedded Memory Wrapper for.. - Gharsalli, Meftali.. (2002)
(Correct)
0.3: General QBD processes with applications to overload control - Choi (2000)
(Correct)
0.2: An Object-Oriented Layered Approach to Interfaces for.. - Gardner, Serra (1998)
(Correct)
BibTeX entry: (Update)
B. Kim, Y. H. Choi, and L. Kim. IRAM Design for Multimedia Applications. In ISCA Workshop on Mixing Logic and DRAM, 1997. 51 http://citeseer.ist.psu.edu/kim97iram.html More
@misc{ kim97iram,
author = "B. Kim and Y. Choi and L. Kim",
title = "IRAM Design for Multimedia Applications",
text = "B. Kim, Y. H. Choi, and L. Kim. IRAM Design for Multimedia Applications.
In ISCA Workshop on Mixing Logic and DRAM, 1997. 51",
year = "1997",
url = "citeseer.ist.psu.edu/kim97iram.html" }
Citations (may not include all citations):
654
Fundamentals of Digital Image Processing (context) - Jain - 1989
15
Parallel Processing RAM Chip with 256Mb DRAM and Quad Proces.. (context) - Murakami, Shirakawa et al. - 1997
15
A 600MHz Superscalar RISC Microprocessor with Out-Of-Order E.. (context) - Gieseke - 1997
15
A Multimedia 32b RISC Microprocessor with 16Mb DRAM (context) - Shimizu - 1996
14
Intelligent RAM(IRAM):Chips that Remember and Compute (context) - Patterson - 1996
3
Semiconductor Memories:A Handbook of Design (context) - Prince - 1996
2
A 300MHz CMOS Microprocessor with Multi-Media Technology (context) - Choudhury, Miller - 1997
1
Wafer BIST of a 200Gb/s Failed-Bit Search for 1Gb DRAM (context) - Tanoi - 1997
1
A 4.1ns Compact 54\Theta54b Multiplier Utilizing Sign Select.. (context) - Inoue - 1997
1
An X86 Microprocessor with Multimedia Extensions (context) - Draper - 1996
1
A 32-Bank 1Gb DRAM with 1GB/s Bandwidth (context) - Kim - 1996
1
A 256Mb SDRAM Using a Register-Controlled Digital DLL (context) - Hatakeyama - 1997
Documents on the same site (http://iram.cs.berkeley.edu/isca97-workshop/): More
Computational RAM: The case for SIMD computing in memory - Elliott, al. (1997)
(Correct)
Processing in Memory: Chips to Petaflops - Kogge, Brockman, Sterling, Gao (1997)
(Correct)
On-Chip Memorypath Architectures for Parallel.. - Miyajima, Inoue.. (1997)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC