See this document in CiteSeerX!

High Level Profiling Based Low Power Synthesis Technique (1995)  (Make Corrections)  (5 citations)
Srinivas Katkoori, Nand Kumar, Ranga Vemuri



  Home/Search   Context   Related

 
View or download:
uc.edu/~ddel/projects...ICCD95small.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  uc.edu/~ddel/projects/pdss...pdss (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: We present a profiling based technique for power estimation. This technique is implemented in the pdss (Profile Driven Synthesis System) for the synthesis of low power designs. Initially, each module in the module library is characterized for the average switching capacitance per input vector. The input description is simulated using user-specified set of input vectors to collect the profile data for various operators and carriers. The profile data, in conjunction with the pre-characterized... (Update)

Context of citations to this paper:   More

...step is not very time consuming. The pla characterization procedures in the previously proposed controller power estimation techniques [15, 4] involve simulation with a long stream of inputs until the consumed power converges. Compared to these approaches, the present approach...

.... excellent literature survey on the power estimation techniques at the logic and lower levels of abstraction can be found in [17] In [11, 18], we have proposed a behavior level profiling based technique to estimate switching activity and switching capacitance in a design. The...

Cited by:   More
Simulation Based Architectural Power Estimation for.. - Katkoori, Vemuri (1996)   (Correct)
Behavioral Profiling Based High Level Power Estimation.. - Katkoori   (Correct)
Architectural Power Estimation Based On Behavior Level Profiling - Katkoori, Vemuri (1996)   (Correct)

Similar documents (at the sentence level):
78.5%:   High Level Profiling Based Low Power Synthesis Technique - Katkoori, Kumar, Vemuri (1995)   (Correct)
8.6%:   A Profile Driven Approach for Low Power Synthesis - Katkoori, Kumar, Rader, Vemuri (1995)   (Correct)

Active bibliography (related documents):   More   All
0.5:   A Power Simulator for VHDL Structural Descriptions - Katkoori, Vemuri   (Correct)
0.5:   Methods to Improve Accuracy in Fixed-point Implementation.. - Ramkishor, Satyanarayana   (Correct)
0.4:   A Survey of Power Estimation Techniques in VLSI Circuits - Najm (1994)   (Correct)

Similar documents based on text:   More   All
0.4:   Static Performance Verification Using PDL, Partial.. - Bradley, Vemuri, Walrath   (Correct)
0.4:   Performance Verification Using PDL and Constraint Satisfaction - Bradley, Vemuri (1995)   (Correct)
0.3:   A Hierarchical Register Optimization Algorithm for.. - Katkoori, Roy, Vemuri (1996)   (Correct)

Related documents from co-citation:   More   All
8:   IRSIM: An Incremental MOS Switch-level Simulator (context) - Salz, Horowitz - 1989
7:   A survey of power estimation techniques in VLSI circuits - Najm - 1994
6:   An Integrated CAD System for Algorithm-Specific IC Design (context) - Shung - 1991

BibTeX entry:   (Update)

Srinivas Katkoori, Nand Kumar and Ranga Vemuri, "High Level Profiling Based Low Power Synthesis Technique", Proceedings of International Conference on Computer Design 1995, Austin, October 2-5, pp. 759-765, 1995. http://citeseer.ist.psu.edu/katkoori95high.html   More

@inproceedings{ katkoorihigh,
    author = "S. Katkoori and N. Kumar and R. Vemuri",
    title = "High Level Profiling Based Low Power Synthesis Technique",
    pages = "446--453",
    url = "citeseer.ist.psu.edu/katkoori95high.html" }
Citations (may not include all citations):
114   A Survey of Power Estimation Techniques in VLSI circuits (In.. - Najm - 1995
98   Transition Density: A New Measure of Activity in Digital Cir.. - Najm - 1993
60   Statistical Estimation of the Switching Activity in Digital .. - Xakellis, Najm - 1994
52   HYPER-LP: A System for Power Minimization UsingArchitectural.. (context) - Chandrakasan - 1992
47   REAL : A Program for REgister ALlocation (context) - Kurdahi, Parker - 1987
46   Accurate Simulation of Power Dissipation in VLSI Circuits (context) - Kang - 1986
38   Power Estimation for High Level Synthesis (context) - Landman, Rabaey - 1993
36   Behavioral Level Power Estimation and Exploration - Mehra, Rabaey - 1994
27   Estimating Dynamic Power Consumption of CMOS Circuits (context) - Cirit - 1987
21   Facet : A Procedure for the Automated Synthesis of Digital S.. (context) - Tseng, Siewiorek - 1983
19   Distributed Design-Space Exploration for High-Level Synthesi.. (context) - Dutta, Roy et al. - 1992
19   McPOWER: A Monte Carlo approach to power estimation - Burch, Najm et al. - 1992
19   Force-Directed Scheduling in Automatic Data Path Synthesis (context) - Paulin, Knight - 1987
16   Efficient estimation of dynamic power consumption under a re.. - Tsui, Pedram et al. - 1993
15   A Model for Estimating Power Dissipation in a Class of DSP V.. (context) - Powell, Chau - 1991
14   Time domain current waveform simulation of CMOS circuits (context) - Deng, Shiau et al. - 1988
11   Improved techniques for probabilistic simulation including s.. (context) - Stamoulis, Hajj - 1993
10   Splicer : A Heuristic Approach to Connectivity Binding (context) - Pangrle - 1988
8   A novel approach to cost-effective estimate of power disipat.. (context) - Benini, Favalli et al. - 1993
8   Rapid Estimation for Parameterized Components in High-Level .. (context) - Jha, Dutt - 1993
7   How to Build a Hardware Description and Measurement System o.. (context) - Wolf - 1989
5   Software Testing (context) - Ince - 1991
5   Synthesis of Hardware for the Control of Digital Systems (context) - Nagle, Cloutier et al. - 1982
5   Electronic Products (context) - Shuffles, Data - 1986
2   Optimizing Power Using Transformations (context) - Chandrakasan - 1995
2   IRSIM-CAP : A Version of the Event Driven Logic Level Simula.. (context) - Landman - 1993
1   An Integrated CAD System for Algorithm-Specific IC Design (context) - Jain - 1991

Documents on the same site (http://www.ece.uc.edu/~ddel/projects/pdss/pdss.html):
Behavioral Profiling Based High Level Power Estimation.. - Katkoori   (Correct)
Simulation Based Architectural Power Estimation for.. - Katkoori, Vemuri (1996)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC