MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Memory system behavior of Java-based middleware (2003) [19 citations — 1 self]

Download:
Download as a PDF
by Martin Karlsson, Kevin E. Moore, Erik Hagersten, David A. Wood
In Proceedings of the Ninth International Symposium on High Performance Computer Architecture
http://www.cs.arizona.edu/hpca9/HPCA-PDFs/20-karlsson.pdf
Add To MetaCart

Abstract:

Java-based middleware, and application servers in particular, are rapidly gaining importance as a new class of workload for commercial multiprocessor servers. SPEC has recognized this trend with its adoption of SPECjbb2000 and the new SPECjAppServer2001 (ECperf) as standard benchmarks. Middleware, by definition, connects other tiers of server software. SPECjbb is a simple benchmark that combines middleware services, a simple database server, and client drivers into a single Java program.ECperf more closely models commercial middleware by using a commercial application server and separate machines for the different tiers. Because it is a distributed benchmark, ECperf provides an opportunity for architects to isolate the behavior of middleware. In this paper, we present a detailed characterization of the memory system behavior of ECperf and SPECjbb using both commercial server hardware and Simics fullsystem simulation. We find that the memory footprint and primary working sets of these workloads are small compared to other commercial workloads (e.g., on-line transaction processing), and that a large fraction of the working sets are shared between processors. We observed two key differences between ECperf and SPECjbb that highlight the importance of isolating the behavior of the middle tier. First, ECperf has a larger instruction footprint, resulting in much higher miss rates for intermediatesize instruction caches. Second, SPECjbb’s data set size increases linearly as the benchmark scales up, while ECperf’s remains roughly constant. This difference can lead to opposite conclusions on the design of multiprocessor memory systems, such as the utility of moderate sized (i.e., 1 MB) shared caches in a chip multiprocessor.

Citations

264 A single-chip multiprocessor – Hammond, Nayfeh, et al. - 1997
173 E.: Memory system characterization of commercial workloads – Barroso, Gharachorloo, et al. - 1998
130 Dbmss on a modern processor: Where does time go – Ailamaki, DeWitt, et al. - 1999
123 Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing – Barroso, Gharachorloo, et al. - 2000
63 et al. Simics: A Full System Simulation Platform – Magnusson - 2002
55 WildFire: A Scalable Path for SMPs – Hagersten, Koster - 1999
54 Variability in architectural simulations of multi-threaded workloads – Alameldeen, Wood - 2003
44 Architecture and design of AlphaServer GS320 – Gharachorloo, Sharma, et al. - 2000
43 An architectural evaluation of java tpc-w – Cain, Rajwar - 2001
40 Characterizing the memory behavior of Java workloads: A structured view and opportunities for optimizations – Shuf, Serran, et al. - 2001
19 Workload characterization of multithreaded Java servers – Luo, John - 2001
17 Timestamp Snooping: An Approach for Extending SMPS – Martin, Sorin, et al. - 2000
6 Characterization of Java Application Server Workloads – Chow, Bhat, et al. - 2002
5 Memory characterization of the ECperf benchmark – Karlsson, Moore, et al. - 2002
3 Memory System Behavior in Java and Non-Java Commercial Workloads – Marden, Lu, et al. - 2002
1 jAppServer Development Page. http:// www.spec.org/osg/jAppServer – SPEC