MARK C. JOHNSON and KAUSHIK ROY Purdue University We present an algorithm...  Home/Search
Context Related
Links: ACM DBLP | purdue.edu/~vlsi/pa...mcjohnso_mover.ps purdue.edu/~mcjohns...mcjohnso_mover.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: purdue.edu/~vlsi/Kaushik (more) From: purdue.edu/~mcjohnso/research (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: ing with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works, requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept, ACM Inc., 1515 Broadway, New York, NY 10036 USA, fax +1 (212) 869-0481, or permissions@acm.org. c fl 1997 by the Association for Computing Machinery, Inc. \Delta 2 systems, battery life is a primary constraint on power. However,... (Update)
Cited by: More
Optimal Simultaneous Module and - Multivoltage Assignment For (Correct)
A Framework for Energy and Transient Power Reduction.. - Mohanty, Ranganathan (2004) (Correct)
ILP Models for Energy and Transient Power.. - Mohanty.. (2004) (Correct)
Similar documents (at the sentence level):
74.1%: Datapath Scheduling with Multiple Supply - Voltages And Level (Correct)
11.1%: Scheduling and Optimal Voltage Selection For Low Power.. - Mark Johnson And (1997) (Correct)
Active bibliography (related documents): More All
1.3: Optimal Selection of Supply Voltages and Level Conversions.. - Mark Johnson And (1996) (Correct)
0.3: Power Minimization in IC Design: Principles and Applications - Pedram (1996) (Correct)
0.2: High-Level Power Modeling, Estimation, and Optimization - Macii, Pedram, Somenzi (1997) (Correct)
Similar documents based on text: More All
0.3: Modeling Custom Hardware in VHDL - Lehr (1999) (Correct)
0.3: Synthesis-for-Testability of Controller-Datapath.. - Nourani, Carletta.. (2000) (Correct)
0.3: Bitslice-Datapath Architecture for Multimedia.. - Shirakawa, Inoue.. (1997) (Correct)
Related documents from co-citation: More All
25: Energy minimization using multiple supply voltages - Chang, Pedram - 1996
13: Scheduling techniques for variable voltage low power designs (context) - Lin, Hwang et al. - 1997
12: Transient power management through high level synthesis - Raghunathan, Ravi et al. - 2001
BibTeX entry: (Update)
M.C. Johnson and K. Roy, "Datapath scheduling with multiple supply voltages and level converters", ACM Transactions on Design Automation of Electronic Systems, July 1997. http://citeseer.ist.psu.edu/johnson97datapath.html More
@article{ johnson97datapath,
author = "Mark C. Johnson and Kaushik Roy",
title = "Datapath scheduling with multiple supply voltages and level converters",
journal = "ACM Transactions on Design Automation of Electronic Systems.",
volume = "2",
number = "3",
pages = "227--248",
year = "1997",
url = "citeseer.ist.psu.edu/johnson97datapath.html" }
Citations (may not include all citations):171 Synthesis and Optimization of Digital Circuits (context) - DeMicheli - 1994 ACM
107 Optimizing power using transformations - Chandrakasan - 1995
89 Digital integrated circuits : a design perspective (context) - Rabaey - 1996
67 Energy minimization using multiple supply voltages - Chang, Pedram - 1996 ACM
52 Behavioral synthesis for low power (context) - Raghunathan, Jha - 1994 ACM DBLP
41 Variable voltage scheduling (context) - Raje, Sarrafzadeh - 1995 ACM
35 Clustered voltage scaling technique for low-power design (context) - Usami, Horowitz - 1995 ACM
31 Profile-driven behavioral synthesis for low-power VLSI syste.. (context) - Kumar, Katkoori et al. - 1995 ACM
19 An iterative improvementalgorithm for low power data path sy.. - Raghunathan, Jha - 1995
16 Optimal selection of supply voltages and level conversions d.. - Johnson, Roy - 1996 ACM DBLP
15 Microarchitectural synthesis of performance-constrained (context) - Goodby, Orailoglu et al. - 1994
12 Power-profiler: Optimizing ASICs power consumption at the be.. (context) - SanMartin, Knight - 1995 DBLP
11 Design of portable systems (context) - Chandrakasan, Allmon et al. - 1994
4 An ILP model for simultaneous scheduling and partitioning fo.. (context) - Gebotys - 1995
3 Optimal VLSI Architectural Synthesis: Area (context) - Gebotys - 1992
3 The fifth order elliptic wave filter benchmark (context) - Rao - 1992
1 High-efficiencey low-voltage DC-DC conversion for portable a.. (context) - Stratakos - 1994
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.ece.purdue.edu/~vlsi/Kaushik.html): More
Differential Current Switch Logic: A Low Power DCVS Logic Family - Dinesh Somasekhar (Correct)
LVDCSL: A High Fan-in, High Performance Low Voltage.. - Somasekhar, Roy (Correct)
QSERL: Quasi-Static Energy Recovery Logic - Yibin Ye (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC