Nuwan Jayasena, Mattan Erez, Jung Ho Ahn, and William J. Dally Computer...  Home/Search
Context Related
Links: DBLP | stanford.edu/publi...a04_indexedSRF.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: stanford.edu/~gajh/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Many current programmable architectures designed to exploit data parallelism require computation to be structured to operate on sequentially accessed vectors or streams of data. Applications with less regular data access patterns perform sub-optimally on such architectures. This paper presents a register file for streams (SRF) that allows arbitrary, indexed accesses. Compared to sequential SRF access, indexed access captures more temporal locality, reduces data replication in the SRF, and... (Update)
Cited by: More
Cache Refill/Access Decoupling for Vector Machines - Batten, Krashinsky.. (2004) (Correct)
Data-Parallel Digital Signal Processors: Algorithm Mapping.. - Rajagopal (2004) (Correct)
Active bibliography (related documents): More All
0.5: Universal Mechanisms for Data-Parallel Architectures - Sankaralingam, Keckler.. (Correct)
0.5: Exploiting Instruction-Level Parallelism for Memory System.. - Pai (2000) (Correct)
0.5: Managing Wire Delay in Large Chip-Multiprocessor Caches - Beckmann, Wood (2004) (Correct)
Similar documents based on text: More All
0.6: Merrimac: Supercomputing with Streams - William Dally Patrick (2003) (Correct)
0.3: Computer Graphics On A Stream Architecture - Owens (2002) (Correct)
0.2: A Bandwidth-efficient Architecture for a Streaming Media Processor - Rixner (2001) (Correct)
Related documents from co-citation: More All
2: A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998
2: Overcoming the limitations of conventional vector processors - Kozyrakis, Patterson - 2003
2: The Reconfigurable Streaming Vector Processor (context) - Ciricescu - 2003
BibTeX entry: (Update)
N. Jayasena, M. Erez, J. H. Ahn, and W. J. Dally. Stream register files with indexed access. In Tenth International Symposium on High Performance Computer Architecture (HPCA-2004. http://citeseer.ist.psu.edu/jayasena04stream.html More
@misc{ jayasena04stream,
author = "N. Jayasena and M. Erez and J. Ahn and W. Dally",
title = "Stream register files with indexed access",
text = "N. Jayasena, M. Erez, J. H. Ahn, and W. J. Dally. Stream register files
with indexed access. In Tenth International Symposium on High Performance
Computer Architecture (HPCA-2004.",
year = "2004",
url = "citeseer.ist.psu.edu/jayasena04stream.html" }
Citations (may not include all citations):344 Design and Evaluation of a Compiler Algorithm for Prefetchin.. - Mowry, Lam et al. - 1992 ACM DBLP
135 MMX Technology Extension to the Intel Architecture (context) - Peleg, Weiser - 1996 ACM
85 AES Proposal: Rijndael - Daemen, Rijmen - 1999
60 Smart Memories: A Modular Reconfigurable Architecture (context) - Mai, Paaske et al. - 2000 DBLP
59 VIS Speeds New Media Processing (context) - Tremblay, O'Connor et al. - 1996
57 A Bandwidth-Efficient Architecture for Media Processing - Rixner, Dally et al. - 1998 ACM DBLP
49 The Cray-1 Computer System (context) - Russell - 1978 ACM DBLP
42 Program Improvement by Source-to-Source Transformation (context) - Loveman - 1977 ACM DBLP
37 Subword Parallelism with MAX - Lee - 1996
35 Spert II: A Vector Microprocessor System - Wawrzynek, Asanovic et al. - 1996
21 AltiVec Extension to PowerPC Accelerates Media Processing (context) - Diefendorff, Dubey et al. - 2000 ACM DBLP
21 Texas Instruments Inc (context) - Reference, Volume et al. - 2001
20 An Integrated Cache Timing (context) - Shivakumar, Jouppi - 2001
19 Efficient Conditional Operations for Data-parallel Architect.. - Kapasi, Dally et al. - 2000 ACM DBLP
16 University of California at Berkeley (context) - Asanovic, Ph et al. - 1998
16 Cache Performance in Vector Supercomputers - Kontothanassis, Sugumar et al. - 1994 ACM DBLP
13 Polygon Rendering on a Stream Architecture - Owens, Dally et al. - 2000 ACM
12 Exploring the VLSI Scalability of Stream Processors - Khailany, Dally et al. - 2003 ACM DBLP
11 Cryptography and Network Security (context) - Stallings - 1998
10 Tarantula: A Vector Extension to the Alpha Architecture (context) - Espasa, Ardanaz - 2002 DBLP
10 A Programming System for the Imagine Media Processor (context) - Mattson - 2002 ACM
10 Vector Unit Architecture for Emotion Synthesis (context) - Kunimatsu, Ide et al. - 2000 ACM DBLP
9 Vector Instruction Set Support for Conditional Operations - Smith, Faanes et al. - 2000 ACM DBLP
9 Scalable Vector Media-processors for Embedded Systems - Kozyrakis - 2002 ACM
8 TLP and DLP with the Polymorphous TRIPS Architecture (context) - Sankaralingam, Nagarajan et al. - 2003
7 Speed and Power Scaling of SRAMs (context) - Amrutur, Horowitz - 2000
5 Merrimac: Supercomputing with Streams - Dally, Hanrahan - 2003
5 Thinking Machines Corp (context) - Machine, Technical - 1992
4 Two Methods of Rijndael Implementation in Reconfigurable Har.. - Fischer, Drutarovsky - 2001 ACM DBLP
2 Speculative Dynamic Vectorization (context) - Pajuelo, Gonzalez et al. - 2002 ACM DBLP
2 VAX Vector Architecture (context) - Bhandarkar, Bunner - 1990 ACM DBLP
2 MHz VLIW DSP (context) - Agarwala, Koeppen - 2002
2 The Benchmarker's Guide for CRAY SV1 Systems (context) - Brandt, Brooks et al. - 2000
1 Performance Comparison of the Cray-2 and Cray X-MP (context) - Simmons, Wasserman - 1988
1 VLSI Design and Verification of the Imagine Processor - Khailany, Dally et al. - 2002 ACM DBLP
1 Three-Dimensional Memory Vectorization for High Bandwidth Me.. (context) - Corbal, Espasa et al. - 2002 ACM DBLP
1 Unified VectorScalar Floating Point Architecture (context) - Bertoni, Vector et al. - 1989
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC