Warren A. Hunt, Jr. Copyright 1989 Warren A. Hunt, Jr. Computational Logic...  Home/Search
Context Related
| utexas.edu/pub/boyer/clirepor...048.ps utexas.edu/pub/reports/048.ps utexas.edu/reports/files/048.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: utexas.edu (more) From: cli.com/reports/abstracts (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The verification of a microprocessor design has been accomplished using a mechanical theorem prover. This microprocessor, the FM8502, is a 32-bit general purpose, von Neumann processor whose design-level (gate-level) specification has been verified with respect to its instruction-level specification. Both specifications were written in the Boyer-Moore logic, and the proof of correctness was carried out with the Boyer-Moore theorem prover. (Update)
Context of citations to this paper: More
.... Our use of the prover is slightly different from the previous successful applications like the verification of microprocessors [2], pipeline machines [3] floating point arithmetic [4, 5] Mainly, in these articles, the authors prove that two different models affect a...
...early 1990s. Examples include tamarack [24] secd [3, 15] the partial verification of Viper [7, 8, 9] and Hunt s fm8501 and fm9001 [21, 22, 23] and Windley [36, 38] All these processors were simple uniprocessor fetch decode execute engines specifically designed for formal...
Cited by: More
Term-Level Verification of a Pipelined CISC - Microprocessor Randal Bryant (2005) (Correct)
ISSN 1292-862 TIMA Lab. Research Reports TIMA Laboratory, - Avenue Flix Viallet (Correct)
DIVA: A Dynamic Approach to Microprocessor Verification - Austin (2000) (Correct)
Active bibliography (related documents): More All
0.4: A Formal Model of Asynchronous Communication and Its Use in.. - Moore (1992) (Correct)
0.3: Report on the Formal Specification and Partial Verification of .. - Bishop Brock (1991) (Correct)
0.2: Teaching Hardware and Software Verification in a Uniform Framework - Gordon (Correct)
Similar documents based on text: More All
0.5: A Formal HDL and its Use in the FM9001 Verification - Hunt, Jr., Brock (1992) (Correct)
0.2: Results of the Verification of a Complex Pipelined Machine Model - Jun Sawada And (1999) (Correct)
0.1: Hunt and Gather Robotics - Wyeth (Correct)
Related documents from co-citation: More All
17: A Proof of Correctness of the VIPER Microprocessor: The First Level (context) - Cohn - 1988
16: A Computational Logic Handbook (context) - Boyer, Moore - 1988
12: Common Lisp: The Language (context) - Steele - 1990
BibTeX entry: (Update)
Warren A. Hunt, Jr. Microprocessor Design Verification. Journal of Automated Reasoning (to appear), 1989. http://citeseer.ist.psu.edu/hunt89microprocessor.html More
@article{ jr89microprocessor,
author = "Warren A. Hunt Jr.",
title = "Microprocessor Design Verification",
journal = "Journal of Automated Reasoning",
volume = "5",
number = "4",
pages = "429-460",
year = "1989",
url = "citeseer.ist.psu.edu/hunt89microprocessor.html" }
Citations (may not include all citations):334 A Computational Logic Handbook (context) - Boyer, Moore - 1988
187 HOL: A Proof Generating System for Higher-Order Logic (context) - Gordon - 1987
81 Why Higher-order Logic is a Good Formalism for Specifying an.. (context) - Gordon - 1985
41 The Notion of Proof in Hardware Verification - Cohn - 1989
28 The Mechanical Verification of a Microprocessor Design (context) - Hunt - 1987
6 Toward Verified Execution Environments - Bevier, Hunt et al. - 1987
5 Also available through Computational Logic (context) - Hunt, FM et al. - 1985
4 Formal Specification and Verification of Asynchronous Proces.. (context) - Joyce - 1988
4 University of Cambridge (context) - Gordon, LSM - 1981
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://fermivista.math.jussieu.fr/ftp/ftp.cs.utexas.edu.html): More
Stack Tracing In A Statically Typed Language - Diwan (1991) (Correct)
Combining Top-down and Bottom-up Techniques in Inductive .. - Zelle, Mooney, Konvisser (1994) (Correct)
Expert Systems for Monitoring and Control - Dvorak (1987) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC