Dana S Henry, Christopher F. Joerg  Home/Search
Context Related
| mit.edu/pub/papers/csg...memo342.ps.gz mit.edu/publicatio...TLCSTM342.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: mit.edu:8001/pubs/csgmemo (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Careful design of the processor-network interface can dramatically reduce the software overhead of interprocessor communication. Our interface architecture reduces communication overhead five fold in our benchmarks. Most of our performance gain comes from simple, low cost hardware mechanisms for fast dispatching on, forwarding of, and replying to messages. The remaining improvement can be gained by implementing the network interface as part of the processor's register file. For example, using... (Update)
Context of citations to this paper: More
.... them to access hardware communication devices in user mode, without the overheads associated with operating system protection [29, 39, 23]. A distributed hierarchical control (DHC) scheme for supporting gang scheduling has been proposed previously [16] DHC defines a...
...a prototype with few optimizations. We plan for a more thorough evaluation in the future. NICs that are tightly coupled with the host [29], 30] 31] 14] 32] aim at lowering the NIC overhead as well as the overhead of the NIC interaction with the host for control and data...
Cited by: More
The Performance Potential of an Integrated Network.. - Binkert, Dreslinski.. (2004) (Correct)
Analyzing NIC Overheads in Network-Intensive Workloads - Binkert, Hsu, Saidi.. (2004) (Correct)
Integrating User-Level Networks with SMT - Parker, Davis, Hsieh (Correct)
Similar documents (at the sentence level):
75.5%: Hardware Mechanisms for Efficient Interprocessor Communication - Henry (1996) (Correct)
Active bibliography (related documents): More All
0.5: Implementation of the Alewife Node - Schaub, Mackenzie (Correct)
0.2: *T: A Multithreaded Massively Parallel Architecture - Nikhil, Papadopoulos, Arvind (1992) (Correct)
0.2: The usability of Java for developing parallel applications - Dewanchand, Blankendaal (Correct)
Similar documents based on text: More All
0.2: Integrating Memory and Network Accesses : A Flexible.. - Yunn-Yen Chen Chung-Ta (Correct)
0.2: Coarse-Grain Dataflow - Henry (1991) (Correct)
0.1: Applying Blackboard Techniques To Real-Time Signal Processing.. - Calistri-Yeh (Correct)
Related documents from co-citation: More All
25: Virtual memory mapped network interface for the SHRIMP multicomputer - Blumrich - 1994
23: Active Messages: a Mechanism for Integrated Communication and Computation - von Eicken, Culler et al. - 1992
18: Supporting systolic and memory communication in iWarp - BORKAR, COHN et al. - 1990
BibTeX entry: (Update)
D. S. Henry and C. F. Joerg, A Tightly-Coupled Processor-Network Interface. Proceedings of the Fifth International Conference on Architectural Support for Programming Lan guages and Operating Systems, ASPLOS V, pp 111-122, 1992. http://citeseer.ist.psu.edu/henry92tightlycoupled.html More
@inproceedings{ henry92tightlycoupled,
author = "Dana S. Henry and Christopher F. Joerg",
title = "A tightly-coupled processor-network interface",
booktitle = "Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating System ({ASPLOS})",
journal = "SIGPLAN Notices",
volume = "27",
number = "9",
publisher = "ACM Press",
address = "New York, NY",
isbn = "0-89791-534-8",
pages = "111--121",
year = "1992",
url = "citeseer.ist.psu.edu/henry92tightlycoupled.html" }
Citations (may not include all citations):595 Active Messages: a Mechanism for Integrated Communication an.. - von Eicken, Culler et al. - 1992
286 The Connection Machine (context) - Hillis - 1985 ACM
164 The Network Architecture of the Connection Machine CM - Leiserson, Abuhamdeh et al. - 1992
152 Structures: Data Structures for Parallel Computing - Rishiyur, Nikhil et al. - 1989
133 Fine Grain Parallelism with Minimal Hardware Support: A Comp.. - Culler, Sah et al. - 1991
127 A Multithreaded Massively Parallel Architecture (context) - Nikhil, Papadopoulos - 1992
97 Communications of the ACM (context) - Seitz, Cube - 1985
95 Supporting Systolic and Memory Communication in iWarp - Borkar, Cohn et al. - 1990 ACM
92 The Message-Driven Processor: A Multicomputer Processing Nod.. - Dally, Davison et al. - 1992
53 Implementation of a General Purpose Dataflow Multiprocessor (context) - Papadopoulos - 1990
46 MIT Laboratory for Computer Science (context) - Nikhil, Reference et al. - 1990
17 Direct-Connect Communications Technology (context) - Nugent - 1988
14 The NCUBE Family of HighPerformance Parallel Computer System.. (context) - Palmer - 1988
9 First and Second Generation Hypercube Performance (context) - Bradley - 1988
4 MIT Laboratory for Computer Science (context) - Henry, Joerg et al. - 1991
2 Users Manual for the Alewife 1000 Controller Version - Kubiatowiz - 1991
2 Message Coprocessor User's Manual (context) - Greiner - 1992
2 A Design and Implementation of MINT: A Monsoon Simulator (context) - Shaw - 1989
2 Technical Report MCRC-TR (context) - Beckerle, of et al. - 1992
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://csg-www.lcs.mit.edu:8001/pubs/csgmemo.html): More
Adding Fast Interrupts to Superscalar Processors - Dana Henry (1994) (Correct)
The START-VOYAGER Parallel System - Ang (1998) (Correct)
Static Mapping of Functional Programs - An Example in Signal.. - Dennis (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC