Ed Harcourt Jon Mauney Dept of Computer Science North Carolina State...  Home/Search
Context Related
| cs.chalmers.se/pub/users...shdl94.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: cs.chalmers.se/~harcourt/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We use a functional Language to formally specify the semantics of an instruction set architecture. The resulting specification is more readable, modular, and concise than other semantic specification methods. The description is made clear and concise by creating semantic actions that represent basic architectural operations and by expressing each processor instruction and addressing mode in terms of these actions. The semantic description is directly coded in the functional language ML... (Update)
Context of citations to this paper: More
...R2, R1 is legal. This research is part of a larger project of designing a general architectural description language [HMC93, CFHM93, HMC94b, CH94]. 2 A Synchronous Calculus of Communicating Systems SCCS, or Synchronous Calculus of Communicating Systems [Mil83, Mil89] is a...
.... research is performed in conjunction with research on designing specification languages for instruction set architectures [CFHM93, HMC94, HMC93, CH94]. 2 SCCS SCCS [Mil83] or Synchronous Calculus of Communicating Systems, is a mathematical theory of communicating systems in...
Cited by: More
SimGen: Development of Efficient Instruction Set Simulators - Larsson, Magnusson, Werner (1997) (Correct)
Update Plans for Parallel Architectures - Osborne (1996) (Correct)
Formal Specification and Simulation of Instruction-Level.. - Harcourt, Mauney, Cook (1994) (Correct)
Similar documents based on text: More All
0.0: Error Repair in Shift-Reduce Parsers - McKenzie, Yeatman, De Vere (1995) (Correct)
0.0: From Processor Timing Specifications to Static Instruction .. - Harcourt, Mauney, Cook (1994) (Correct)
0.0: High-Level Timing Specification of Instruction-Level.. - Harcourt, Mauney, Cook (1993) (Correct)
Related documents from co-citation: More All
4: A Functional Specification Language for Instruction Set Architectures (context) - Cook, Harcourt - 1994
3: System-level specification of instruction sets - Cook, Franzon et al. - 1993
3: ESPRIT Basic Research Action No (context) - Osborne, plan et al. - 1991
BibTeX entry: (Update)
Ed Harcourt, Jon Mauney, and Todd Cook. Functional specification and simulation of instruction set architectures. In Proceedings of the International Conference on Simulation and Hardware Description Languages. SCS Press, 1994. http://citeseer.ist.psu.edu/harcourt94functional.html More
@misc{ harcourt94functional,
author = "E. Harcourt and J. Mauney and T. Cook",
title = "Functional specification and simulation of instruction set architectures",
text = "Ed Harcourt, Jon Mauney, and Todd Cook. Functional specification and simulation
of instruction set architectures. In Proceedings of the International Conference
on Simulation and Hardware Description Languages. SCS Press, 1994.",
year = "1994",
url = "citeseer.ist.psu.edu/harcourt94functional.html" }
Citations not processed or no citations identified.
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.chalmers.se/~harcourt/):
Formal Specification and Simulation of Instruction-Level.. - Harcourt, Mauney, Cook (1994) (Correct)
From Processor Timing Specifications to Static Instruction .. - Harcourt, Mauney, Cook (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC