(Enter summary)
Abstract: This document details the design and implementation of an assembler and linker, and
the specifications of their input and output languages. The assembler and linker are
system tools for the M-Machine - a multi-node parallel computer being developed
at the MIT AI Lab's Concurrent VLSI Architecture Group. The assembler is a
derivative of the Multiflow Assembler - a system tool written for computers of similar
design to the M-Machine. The assembler/linker system and included specification
of the... (Update)
Active bibliography (related documents): More All
0.2: Design of the Configuration and Diagnostic Units of the MAP Chip - Klayman (1997)
(Correct)
0.2: An I/O Port Controller for the MAP Chip - Ma
(Correct)
0.2: Advances in the M-Machine Runtime System - Shultz (1997)
(Correct)
Similar documents based on text: More All
0.6: AMAR: A Computational Model of Autosegmental Phonology - Unknown
(Correct)
0.6: The M-Machine Multicomputer - Fillo, Keckler, Dally, Carter.. (1995)
(Correct)
0.5: The MMachine Multicomputer - Fillo, Keckler, Dally, al. (1995)
(Correct)
BibTeX entry: (Update)
@misc{ gurevich-assembler,
author = "Yevgeny Gurevich",
title = "An Assembler and Linker System for the M-Machine Software Project",
url = "citeseer.ist.psu.edu/gurevich94assembler.html" }
Citations (may not include all citations):
20
O'Reilly and Associates (context) - Levine, Mason et al. - 1992
5
The MAP Instruction Set Reference Manual v (context) - Dally, Keckler et al. - 1994
Documents on the same site (http://cva.stanford.edu/cva_publications.html): More
Fast Thread Communication and Synchronization Mechanisms for a.. - Keckler (1998)
(Correct)
Efficient, Protected Message Interface in the MIT.. - Lee, Dally, Keckler..
(Correct)
A Coupled Multi-ALU Processing Node for a Highly Parallel Computer - Keckler (1992)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC