Pallav Gupta, Lin Zhong, N. K. Jha  Home/Search
Context
Related
| princeton.edu/~lzho...pgupta03iccad.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: princeton.edu/~lzhong/academic (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper, we present a high-level power model to estimate the power consumption in semi-global and global interconnects. Such interconnects are used for communications between logic modules, clock distribution networks, and power supply rails. The main purpose of our model is to set forward a simple methodology to efficiently obtain first-order estimates of interconnect power in early stages of the design process. Hence, the objective is to provide designers and/or high-level design... (Update)
Active bibliography (related documents): More All
2.3: Interconnect-aware High-level Synthesis for Low Power - Lin Zhong And (2002) (Correct)
0.6: Improved A Priori Interconnect Predictions and.. - Cao, Hu, Huang.. (Correct)
0.5: Deep Sub-Micron Bus Invert Coding - Lindkvist, Löfvenberg, Gustafsson (2004) (Correct)
Similar documents based on text: More All
0.4: Synthesis and Optimization of Threshold Logic Networks.. - Zhang, Gupta, Zhong, Jha (2004) (Correct)
0.3: Dynamic Power Optimization of Interactive Systems - Zhong, Jha (2004) (Correct)
0.2: A Power Management Methodology for High-level Synthesis - Lakshminarayana.. (1998) (Correct)
BibTeX entry: (Update)
@misc{ gupta-highlevel,
author = "Pallav Gupta and Lin Zhong and N. K. Jha",
title = "A High-level Interconnect Power Model for Design Space Exploration",
url = "citeseer.ist.psu.edu/gupta03highlevel.html" }
Citations (may not include all citations):179 and Packaging for VLSI (context) - Bakoglu, Interconnects - 1990
76 The future of wires - Ho, Mai et al. - 2001
67 Digital Integrated Circuits (context) - Rabaey - 1996
63 A stochastic wire-length distribution for gigascale integrat.. (context) - Davis, De and et al. - 1998
34 An interconnect-centric design flow for nanometer technologi.. - Cong - 2001
32 High-level Power Analysis and Optimization (context) - Raghunathan, Jha et al. - 1998
15 SCALP: An iterative-improvement based low power data path sy.. (context) - Raghunathan, Jha - 1997
15 MOCSYN: Multiobjective core-based singlechip system synthesi.. - Dick, Jha - 1999
13 Low-power architectural synthesis and the impact of exploiti.. - Mehra, Guerra et al. - 1996
9 The future of interconnection technology (context) - Theis - 2000
8 System-level performance modeling with BACPAC - Berkeley adv.. - Sylvester, Keutzer - 1999
7 Interconnect performance estimation models for design planni.. - Cong, Pan - 2001
6 An interconnect energy model considering coupling effects - Uchino, Cong - 2002
6 Register transfer level power optimization with emphasis on .. (context) - Raghunathan, Dey et al. - 1999
5 A bus energy model for deep sub-micron technology - Sotiriadis, Chandrakasan - 2002
5 Modeling and minimization of interconnect energy dissipation.. - Taylor, Dey et al. - 2001
4 Analytical modeling and characterization of deep-submicromet.. (context) - Sylvester, Hu - 2001
3 Simultaneous scheduling, binding, and floorplanning in high-.. (context) - Prabhakaran, Banerjee - 1998
3 Power estimation in global interconnects and its reduction u.. - Kapur, Chandra et al. - 2002
3 Interconnect-aware high-level synthesis for low power - Zhong, Jha - 2002
3 chip wiring design challenges for gigahertz operation (context) - Deutsch - 2001
2 Interconnect energy dissipation modeling in high-speed ULSI .. (context) - Heydari, Pedram - 2002
2 Recent advances in system-level interconnect prediction - Stroobandt - 2000
2 An analytical crosstalk model with applications to ULSI inte.. - Sylvester, Nakagawa et al. - 1998
2 Bus optimization for low-power data path synthesis based on .. (context) - Hong, Kim - 2000
2 Exact and efficient crosstalk estimation (context) - Kuhlmann, Sapatnekar - 2001
http://www.originlab.com
http://www.cbl.ncsu.edu
http://www.ee.vt.edu/#ha
http://www.synopsys.com
http://www.cadence.com
http://www.opencores.org
Documents on the same site (http://www.princeton.edu/~lzhong/academic.htm): More
Interconnect-aware High-level Synthesis for Low Power - Lin Zhong And (2002) (Correct)
Rejection Based On A Posteriori Probability Estimated By Mlp.. - Zhong, Liu, Liu (2000) (Correct)
Dynamic Power Optimization of Interactive Systems - Zhong, Jha (2004) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC