(Enter summary)
Abstract: Optimization at the early stages of design are crucial.
However, due to an overwhelming number of design and optimization
options, design exploration is often conducted in a qualitative,
ad-hoc manner. This paper presents a methodology and interactive
environment for guiding the exploration process. A prototype targeting
behavioral-level optimization for datapath-intensive ASIC
implementations has been developed. The key to the approach is
encapsulated knowledge about the various optimizations... (Update)
Context of citations to this paper: More
...other synthesis tools is only possible at a low abstraction level. HYPER optimizations could be controlled by a design guidance system [5] but it is not applied to the sequence of synthesis tasks. ADAM Design Planning System [6] could found a good sequence of design tasks for...
...was partially funded by the DFG Priority Research Program Rapid Prototyping of Embedded Systems With Hard Time Constraints . designer [4] or in a script oriented fashion [9] In both strategies, the transformation results heavily depend on the experience of the human designer...
Cited by: More
Efficient Integration of Behavioral Synthesis within.. - Cesrio Sugar Moussa
(Correct)
Fast Design Space Exploration through Validity and.. - Abraham, Rau, Schreiber (2000)
(Correct)
A Methodology and a Tool for Automated . . . - Gerlach, al.
(Correct)
Similar documents (at the sentence level):
20.2%: Behavioral Level Guidance Using Property-Based Design.. - Lisa Marie Guerra (1996)
(Correct)
Active bibliography (related documents): More All
0.3: System-Level Data-Flow Transformation Exploration.. - Catthoor.. (1997)
(Correct)
0.2: Knowledge-Based Transformation Ordering - Srivastava, Potkonjak
(Correct)
0.2: A Specification Invariant Technique for Regularity.. - Janssen, Catthoor, De.. (1996)
(Correct)
Similar documents based on text: More All
0.3: Maximally and Arbitrarily Fast Implementation of Linear and.. - Potkonjak, Rabaey (2000)
(Correct)
0.2: Behavioral-Level Synthesis of Heterogeneous BISR.. - Guerra, Potkonjak.. (1998)
(Correct)
0.2: Maximally Fast and Arbitrarily Fast Hardware Efficient.. - Potkonjak, Rabaey (1996)
(Correct)
Related documents from co-citation: More All
2: High-level synthesis of nonprogrammable hardware accelerators
- Schreiber, Aditya et al. - 2000
2: High-level Synthesis: Introduction to chip and system design (context) - GAJSKI, DUTT et al. - 1992
2: Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems
- Abraham, Mahlke - 1999
BibTeX entry: (Update)
L. Guerra, M. Potkonjak and J. Rabaey, "A Methodology for Guided Behavioral-Level Optimization", Design Automation Conference, p.309-314, 1998. http://citeseer.ist.psu.edu/guerra98methodology.html More
@inproceedings{ guerra98methodology,
author = "Lisa Guerra and Miodrag Potkonjak and Jan M. Rabaey",
title = "A Methodology for Guided Behavioral-Level Optimization",
booktitle = "Design Automation Conference",
pages = "309-314",
year = "1998",
url = "citeseer.ist.psu.edu/guerra98methodology.html" }
Citations (may not include all citations):
296
Logic Minimization Algorithms for VLSI Synthesis (context) - Brayton - 1984
294
A loop transformation theory and an algorithm to maximize pa.. (context) - Wolf, Lam - 1991
230
Compiler transformations for high performance computing
- Bacon, Graham et al.
150
Static scheduling of synchronous data flow programs for digi.. (context) - Lee, Messerschmitt - 1987
138
The highlevel synthesis of digital systems (context) - McFarland, Parker et al. - 1990
114
Fast prototyping of data path intensive architectures (context) - Rabaey - 1991
107
Optimizing power using transformations
- Chandrakasan - 1995
106
Optimizing synchronous systems (context) - Leiserson, Saxe - 1983
31
Maximally fast and arbitrarily fast implementation of linear.. (context) - Potkonjak, Rabaey - 1992
30
An approach to ordering optimizing transformations (context) - Whitfield, Soffa - 1990
26
Characterizing parallel algorithms (context) - Jamieson - 1987
21
High-level algorithm and architecture transformations for DS.. (context) - Parhi - 1995
21
Peephole optimization (context) - McKeeman - 1965
13
System-level design guidance using algorithm properties (context) - Guerra, Potkonjak et al. - 1994
12
Design methodology management (context) - Kleinfeldt - 1994
11
Design of heterogeneous ICs for mobile and personal communic..
- Goossens, Bolsens et al. - 1994
10
Efficient substitution of multiple constant multiplications .. (context) - Potkonjak, Srivastava et al. - 1994
9
Maximizing the throughput of high performance DSP applicatio.. (context) - Huang, Rabaey - 1994
6
The ADAM design planning engine (context) - Knapp, Parker - 1991
4
Greedy hardware optimization for linear digital circuits usi.. (context) - Chatterjee, Roy et al. - 1993
1
Behavioral-level design guidance for ASIC implementations (context) - Guerra - 1996
Documents on the same site (http://herkules.informatik.tu-chemnitz.de/proceedings/dac-98/sun_sgi/dacabs.htm): More
Efficient Coloring of a Large Spectrum of Graphs - Kirovski, Potkonjak (1998)
(Correct)
Validation with Guided Search of the State Space - Yang, Dill (1998)
(Correct)
Power Optimization of Variable Voltage Core-Based Systems - Hong, Kirovski, Qu.. (1998)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC