See this document in CiteSeerX!

Behavioral Level Guidance Using Property-Based Design Characterization by  (Make Corrections)  (1 citation)
Lisa Marie Guerra Behavioral Level Guidance Using Property-Based Design Characterization Lisa...



  Home/Search   Context   Related

 
View or download:
berkeley.edu/Peopl...raDissertation.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  berkeley.edu/People/Fa...research (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Behavioral-Level Guidance Using Property-Based Design Lisa Marie Guerra Doctor of Philosophy in Engineering --- Electrical Engineering and Computer Sciences University of California at Berkeley Professor Jan M. Rabaey, Chair The growing importance of optimization, short time to market windows, and exponentially growing design complexity are just a few of the factors shaping the state-of-the-art synthesis process. In particular, optimization at the early stages of design is crucial --- ... (Update)

Context of citations to this paper:   More

...to which common patterns appear in the computation. The detailed descriptions and explanations of all the properties can be found in [9]. 5.4 Selected Benchmarks A set of designs is selected by a simulated annealing based algorithm. The results including statistical...

Cited by:   More
A Quantitative Approach to Development and Validation of Synthetic.. - We   (Correct)

Active bibliography (related documents):   More   All
1.6:   Divide-and-Conquer Techniques for Global Throughput.. - Guerra, Potkonjak, Rabaey (1996)   (Correct)
1.2:   Maximally Fast and Arbitrarily Fast Hardware Efficient.. - Potkonjak, Rabaey (1996)   (Correct)
1.0:   An Integrated CAD Environment for Low-Power Design - Landman, Mehra, Rabaey (1995)   (Correct)

Similar documents based on text:
96.0:   Unknown -   (Correct)

BibTeX entry:   (Update)

L. M. Guerra. Behavioral level guidance using property-based design characterization. PhD thesis, University of California, Berkeley, 1996. http://citeseer.ist.psu.edu/guerra96behavioral.html   More

@misc{ guerra96behavioral,
  author = "L. Guerra",
  title = "Behavioral level guidance using property-based design characterization",
  text = "L. M. Guerra. Behavioral level guidance using property-based design characterization.
    PhD thesis, University of California, Berkeley, 1996.",
  year = "1996",
  url = "citeseer.ist.psu.edu/guerra96behavioral.html" }
Citations (may not include all citations):
3972   Introduction to Algorithms (context) - Cormen, Leiserson et al. - 1990  ACM
2319   Elements of Information Theory (context) - Cover, Thomas - 1991  ACM
1575   Computer Architecture: A Quantitative Approach (context) - Patterson, Hennessy - 1990
517   The Art of Computer Systems Performance Analysis (context) - Jain - 1991  DBLP
443   Discrete-Time Signal Processing (context) - Oppenheim, Schafer - 1989  ACM
296   Logic Minimization Algorithms for VLSI Synthesis (context) - Brayton, Hachtel et al. - 1984  ACM
294   A loop transformation theory and an algorithm to maximize pa.. (context) - Wolf, Lam - 1991  ACM   DBLP
264   Combinatorial Algorithms for Integrated Circuit Layout (context) - Lengauer - 1990
232   Constant propagation with conditional branches (context) - Wegman, Zadeck - 1991
230   Compiler transformations for high-performance computing - Bacon, Graham et al. - 1994  ACM   DBLP
221   Introduction to VLSI systems (context) - Mead, Conway - 1980  ACM
217   High-Level Synthesis: Introduction to Chip and System Design (context) - Gajski, Dutt et al. - 1992
171   VLSI Array Processors (context) - Kung - 1988  ACM
170   The national technology roadmap for semiconductors (context) - Association - 1995
151   Force-directed scheduling for the behavioral synthesis of AS.. (context) - Paulin, Knight - 1989
150   Static scheduling of synchronous data flow programs for digi.. (context) - Lee, Messerschmitt - 1987  ACM   DBLP
135   Englewood Cliffs (context) - Kailath, Systems - 1980
128   Global optimization by suppression of partial redundancies (context) - Morel, Renvoise - 1979  ACM   DBLP
127   Principles of Compiler Design (context) - Aho, Ullman - 1977
114   Fast prototyping of data path intensive architectures (context) - Rabaey, Chu et al. - 1991
113   Computer Architecture and Parallel Processing (context) - Hwang, Briggs - 1984  ACM
110   Available instruction-level parallelism for superscalar and .. - Jouppi, Wall - 1989  ACM   DBLP
107   Optimizing power using transformations - Chandrakasan, Potkonjak et al. - 1995
104   The Structure of Computers and Computations (context) - Kuck - 1978
75   Measuring parallelism in computation-intensive scientific/en.. (context) - Kumar - 1988  ACM   DBLP
71   Scheduling dynamic dataflow graphs with bounded memory using.. - Buck, Lee - 1993  ACM
70   The laplacian spectrum of graphs (context) - Mohar - 1988
68   Short-circuit dissipation of static CMOS circuitry and its i.. (context) - Veendrick - 1984
67   Measuring the parallelism available for very long instructio.. (context) - Nicolau, Fisher - 1984  DBLP
64   A Model and Methodology for Hardware -Software Codesign (context) - Thomas, Adams et al. - 1993
56   Statistics for Experimenters: an Introduction to Design (context) - Box, Hunter et al. - 1978
50   Global communication and memory optimizing transformations f.. - Catthoor, Franssen et al. - 1994
49   Kolmogorov Complexity and its Applications (context) - Li, Vitanyi - 1990
47   A hardware-software codesign methodology for DSP application.. - Kalavade, Lee - 1993  ACM
44   A Survey of High-Level Synthesis Systems (context) - Walker, Camposano - 1991
42   Optimizing the resource utilization using transformations (context) - Potkonjak, Rabaey - 1991
36   Behavioral level power estimation and exploration - Mehra, Rabaey - 1994
36   Kluwer Academic Publishers (context) - Brodersen, Anatomy et al. - 1992
35   An empirical study of FORTRAN programs (context) - Knuth - 1971  DBLP
34   An r-dimensional quadratic placement algorithm (context) - Hall - 1970
33   Scheduling synchronous dataflow graphs for efficient looping (context) - Bhattacharyya, Lee - 1993  ACM
32   Estimating architectural resources and performance for high-.. (context) - Sharma, Jain - 1993  ACM   DBLP
32   Cathedral-III: architecturedriven high-level synthesis for h.. (context) - Note, Geurts et al. - 1991
31   Maximally fast and arbitrarily fast implementation of linear.. (context) - Potkonjak, Rabaey - 1992  ACM   DBLP
30   Kluwer Academic Publishers (context) - Lipsett, Schaefer et al. - 1989
30   An approach to ordering optimizing transformations (context) - Whitfield, Soffa - 1990  ACM   DBLP
27   Superoptimizer: A look at the smallest program (context) - Massalin - 1987  ACM
26   Characterizing parallel algorithms (context) - Jamieson - 1987
26   Electronic CAD frameworks (context) - Harrison, Newton et al. - 1990  ACM
25   Timing optimization of combinational logic (context) - Singh, Wang et al. - 1988
23   A high-level language and silicon compiler for digital signa.. (context) - Hilfinger - 1985
21   Peephole optimization (context) - McKeeman - 1965  ACM
21   High-level algorithm and architecture transformations for DS.. (context) - Parhi - 1995  ACM
21   Techniques for area estimation of VLSI layouts (context) - Kurdahi, Parker - 1989
21   High-level synthesis techniques for reducing the activity of.. - Musoll, Cortadella - 1995  ACM
19   Exploiting regularity for low-power design - Mehra, Rabaey - 1996  ACM   DBLP
19   An iterative improvement algorithm for low power data path s.. - Raghunathan, Jha - 1995
17   Predicting system-level area and delay for pipelined and non.. (context) - Jain, Parker et al. - 1992
17   Partitioning by Regularity Extraction (context) - Rao, Kurdahi - 1992  ACM   DBLP
17   A scheduling and resource allocation algorithm for hierarchi.. (context) - Potkonjak, Rabaey - 1989  ACM   DBLP
15   Performance optimization using template mapping for datapath.. (context) - Corazao, Khalaf et al. - 1996
14   Critical path minimization using retiming and algebraic spee.. (context) - Iqbal, Potkonjak et al. - 1993  ACM   DBLP
14   Tree-height minimization in pipelined architectures (context) - Hartley, Casavant - 1989
13   System-level design guidance using algorithm properties (context) - Guerra, Potkonjak et al. - 1994
13   Software estimation from executable specifications - Gong, Gajski et al. - 1994  ACM
12   Detection and parallel execution of parallel instructions (context) - Tjaden, Flynn - 1970
12   Design methodology management (context) - Kleinfeldt, Guiney et al. - 1994
11   Performance optimization of sequential circuits by eliminati.. (context) - Dey, Potkonjak et al. - 1992  ACM   DBLP
11   New algorithms and lower bounds for parallel evaluation of c.. (context) - Kung - 1976
10   Design guidance in the power dimension - Rabaey, Guerra et al. - 1995
10   Efficient substitution of multiple constant multiplications .. (context) - Potkonjak, Srivastava et al. - 1994  ACM   DBLP
10   On supercomputing with systolic/wavefront array processors (context) - Kung - 1984
10   Determining the minimum iteration period of an algorithm - Ito, Parhi - 1995  ACM
10   Low-Power CMOS Library Design Methodology (context) - Burd - 1994
9   Optimum and heuristic transformation techniques for simultan.. - Srivastava, Potkonjak - 1995  ACM
9   Optimizing synchronous circuits by retiming (context) - Leiserson, Rose et al. - 1983
9   Analysis of linear networks (context) - Crochiere, Oppenheim - 1975
9   Maximizing the throughput of high performance DSP applicatio.. (context) - Huang, Rabaey - 1994  DBLP
8   Low-power design of memory intensive functions case study: v.. (context) - Lidsky, Rabaey - 1994
7   Instruction set mapping for performance optimization (context) - Corazao, Khalaf et al. - 1993  ACM
6   the design of digital filters with coefficients of limited w.. (context) - Avenhaus - 1972
6   Complexity estimation for real time application specific cir.. (context) - Rabaey, Potkonjak - 1991
6   Breaking the recursive bottleneck (context) - Messerschmitt - 1988
6   Mosp: Module selection for pipelined designs with multi-cycl.. (context) - Jain - 1990  DBLP
6   Compiling Real-Time Digital Signal Processing Applications o.. (context) - Hoang - 1992  ACM
6   The ADAM design planning engine (context) - Knapp, Parker - 1991  ACM
5   An Approach to Scheduling and Allocation Using Regularity Ex.. (context) - Rao, Kurdahi - 1993
5   The impact of CAD on the design of low power digital circuit.. - Keutzer, Vanbekbergen - 1994
4   Exploring the DSP algorithm design space using Hyper (context) - Potkonjak, Rabaey - 1993
4   Code generation by a generalized neural network (context) - Fox, Koller - 1989
4   Greedy hardware optimization for linear digital circuits usi.. (context) - Chatterjee, Roy et al. - 1993
4   Quadratic zero-one programming based synthesis of applicatio.. (context) - Geurts, Catthoor et al. - 1993  ACM
4   Design assistance for CAD frameworks (context) - Lopez, Jacome et al. - 1992  ACM
3   Algorithm transformations for unlimited parallelism (context) - Fettweis, Meyr et al. - 1990
3   Optimizing throughput and resource utilization using pipelin.. (context) - Potkonjak, Rabaey - 1994
3   Specification and support for multidimensional DSP in the SI.. (context) - Verbauwhede, Scheers et al. - 1994
3   A Hardware Mapper for the Hyper High Level Synthesis System (context) - Bentz - 1993
3   A Hardware Library Representation for the Hyper Synthesis Sy.. (context) - Wu - 1994
2   Divide-and-conquer techniques for global throughput optimiza.. - Guerra, Potkonjak et al. - 1996
2   Managing VLSI Complexity: An Outlook (context) - Sequin - 1983
2   Automatic vectorization, data dependence, and optimization f.. (context) - Wolfe - 1989
2   Energy efficient implementation of linear systems on program.. (context) - Srivastava, Potkonjak - 1995
2   Optimizing compilers (context) - Roberts - 1987
1   Reducing interconnect power using partitioning (context) - Mehra, Guerra et al. - 1996
1   A layered approach to the characterization of parallel syste.. (context) - Papaefstathiou, Kerbyson et al. - 1993
1   Regularity: Analysis and quantitative exploration in high-le.. (context) - Guerra - 1993
1   Bibliography on program optimization (context) - Allen - 1975
1   C++ behavioral input description to the Hyper system (context) - Wan, Yeo - 1994
1   Instruction set mapping for performance and area (context) - Corazao - 1994
1   Design of high throughput, low latency and low cost structur.. (context) - Potkonjak, Srivastava - 1994
1   An integrated framework for optimizing transformations (context) - Huang, Rabaey - 1996
1   Hardware Mapping and Module Selection in the Hyper Synthesis.. (context) - Chu - 1992  ACM

Documents on the same site (http://bwrc.eecs.berkeley.edu/People/Faculty/jan/main/research.html):   More
Standby Power Management Architecture for Deep-Submicron Systems - Sheets (2006)   (Correct)
Distributed Algorithms to Maximize the Lifetime of Wireless Sensor .. - Shah (2005)   (Correct)
Low Power Architectural Design Methodologies - Landman (1994)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC