(Enter summary)
Abstract: ters [Carter94].
A guarded pointer is an unforgeable capability
[Fabry74] with all relevant permission and segment
size bits contained in the pointer itself (we will use
the term segment to denote an allocated block of
memory and object to denote data within a segment).
Since user programs are not permitted to create
capabilities, this allows the use of a single shared
virtual address space within the system.
Furthermore, the inclusion of permission and
segment size bits within the guarded... (Update)
Cited by: More
Design and Evaluation of the Hamal Parallel Computer - Grossman (2002)
(Correct)
Active bibliography (related documents): More All
0.1: Using Squids to Address Forwarding Pointer Aliasing - Grossman, Brown, Huang, Knight (2002)
(Correct)
0.1: Improving Java Performance Using Hardware Translation - Radhakrishnan, Bhargava, John (2001)
(Correct)
0.1: Speculation-Based Techniques for Lockfree Execution of Lock-Based .. - Rajwar (2002)
(Correct)
Similar documents based on text: More All
0.5: Multistriped Addressing - Grossman, Brown, Huang, Knight (2000)
(Correct)
0.2: ADAM: A Decentralized Parallel Computer Architecture Featuring.. - Huang (2002)
(Correct)
0.2: Hardware Support for Fast Capability-based Addressing - Nicholas Carter (1994)
(Correct)
BibTeX entry: (Update)
J.P. Grossman, Jeremy Brown, Andrew Huang, Tom Knight, "An Implementation of Guarded Pointers with Tight Bounds on Segment Size", Project Aries Technical Memo ARIES-TM-02, AI Lab, M.I.T., September 14, 1999. http://citeseer.ist.psu.edu/grossman99implementation.html More
@misc{ grossman99implementation,
author = "J. Grossman and J. Brown and A. Huang and T. Knight",
title = "An Implementation of Guarded Pointers with Tight Bounds on Segment Size",
text = "J.P. Grossman, Jeremy Brown, Andrew Huang, Tom Knight, An Implementation
of Guarded Pointers with Tight Bounds on Segment Size, Project Aries Technical
Memo ARIES-TM-02, AI Lab, M.I.T., September 14, 1999.",
year = "1999",
url = "citeseer.ist.psu.edu/grossman99implementation.html" }
Citations (may not include all citations):
52
Computer Systems with a Very Large Address Space and Garbage.. (context) - Bishop - 1977
23
Hardware Support for Fast Capability-based Addressing
- Carter, Keckler et al. - 1994
9
Improving Security and Performance for Capability Systems (context) - Karger - 1988
7
An Architecture for the New Millenium (context) - Tremblay - 1999
2
AddisonWesley Publication Co (context) - Gosling, Joy et al. - 1996
1
Capability-based addressing (context) - Farby - 1974
Documents on the same site (http://www.ai.mit.edu/~jpg/pub.html): More
Compiler and Architectural Techniques for Improving the.. - Grossman
(Correct)
An Efficient C++ Framework for Cycle-Based Simulation - Grossman (2002)
(Correct)
A Systolic Array for Implementing LRU Replacement - Grossman (2002)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC