MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Abstract Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors (2003)

Download:
Download as a PDF
by Alexander Grbic, Alexander Grbic
http://www.eecg.toronto.edu/parallel/parallel/theses/grbic_phd.pdf
Add To MetaCart

Abstract:

The cache coherence protocol plays an important role in the performance of a distributed shared-memory (DSM) multiprocessor. A variety of cache coherence protocols exist and differ mainly in the scope of the sites that are updated by a write operation. These protocols can be complex and their impact on the performance of a multiprocessor system is often difficult to assess. To obtain good performance, both architects and users must understand processor communication, data locality, the properties of the interconnection network, and the nature of the coherence protocols. Analyzing the processor data sharing behavior and determining its effect on cache coherence communication traffic is the first step to a better understanding of overall performance. Toward this goal, this dissertation provides a framework for evaluating the coherence communication traffic of different protocols and considers using more than one protocol in a DSM multiprocessor. The framework consists of a data access characterization and the application of assessment rules. Its usefulness is demonstrated through an investigation into the performance of different cache coherence protocols for a variety of systems and parameters. It is shown to be effective for determining the relative performance of protocols and the effect of changes in system and

Citations

844 How to make a Multiprocessor Computer that Correctly Executes Multiprocess Programs – Lamport - 1979
793 The SPLASH-2 programs: Characterization and methodological considerations – Woo, Ohara, et al. - 1995
377 The Stanford DASH multiprocessor – Lenoski, Laudon, et al. - 1992
367 The SGI Origin: a ccNUMA highly scalable server – Laudon, Lenoski - 1997
357 The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor – Lenoski, Laudon, et al. - 1990
332 The Stanford FLASH multiprocessor – Kuskin, Ofelt, et al. - 1994
303 Advanced compiler optimizations for supercomputers – Padua, Wolfe - 1986
236 Cache coherence protocols: Evaluation using a multiprocessor simulation model – Archibald, Baer - 1986
232 A New Solution to Coherence Problems in Multicache Systems – Censier, Feautrier - 1978
212 Protocol verification as a hardware design aid – Dill, Drexler, et al. - 1992
206 An evaluation of directory schemes for cache coherence – Agarwal, Simoni, et al. - 1988
204 LimitLESS directories: a scalable cache coherence scheme – Chaiken, Kubiatowicz, et al. - 1991
181 Competitive Snoopy Caching – Karlin, Manasse, et al. - 1988
171 The MIT Alewife machine: Architecture and performance – Agarwal, Bianchini, et al. - 1995
157 Using Cache Memory to Reduce Processor-Memory Traffic – Goodman - 1983
144 STiNG: A CC-NUMA computer system for the commercial marketplace – Lovett, Clapp - 1996
124 Adaptive software cache management for distributed shared memory architectures – Bennett, Carter, et al. - 1990
120 A survey of cache coherence schemes for multiprocessors – Stenstrom - 1990
118 The DASH Prototype: Implementation and Performance – LENOSKI, LAUDON, et al. - 1992
111 Analysis of cache invalidation patterns in multiprocessors – Weber, Gupta - 1989
97 On The Inclusion Properties for Multi-Level Cache Hierarchies – Baer, Wang - 1988
93 Cache invalidation patterns in shared-memory multiprocessors – Gupta, Weber - 1992
89 The Scalable Coherent Interface and Related Standards Projects – Gustavson - 1992
69 Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes – Gupta, Weber, et al. - 1990
68 Adve and Kourosh Gharachorloo. Shared memory consistency models: A tutorial – Sarita - 1996
64 Multiprocessors should support simple memory consistency models – Hill - 1998
63 MINT tutorial and user manual – Veenstra, Fowler - 1993
60 Evaluating the performance of four snooping cache coherency protocols – Eggers, Katz - 1989
50 Token coherence: decoupling performance and correctness – Martin, Hill, et al. - 2003
46 Architecture and Design of AlphaServer GS320 – Gharachorloo, Sharma, et al. - 2000
45 Memory sharing predictor: The key to a speculative coherent DSM – Lai, Falsafi - 1999
45 Cache coherence in large-scale shared-memory multiprocessors: Issues and comparisons – Lilja - 1993
45 The Hector Multiprocessor – Vranesic, Stumm, et al. - 1991
41 Using prediction to accelerate coherence protocols – Mukherjee, Hill - 1998
40 Comparison of Hardware and Software Cache Coherence Schemes – Adve, Adve, et al. - 1991
38 Scaling Application Performance on a Cache-Coherent Multiprocessor – Jiang, Singh - 1999
38 Lamport clocks: verifying a directory cache-coherence protocol – Plakal, Sorin, et al. - 1998
35 The Effects of Latency, Occupancy, and Bandwidth in Distributed Shared Memory Multiprocessors – Holt, Heinrich, et al. - 1995
31 An evaluation of fine-grain producer-initiated communication in cache-coherent multiprocessors – Abdel-Shafi, Hall, et al. - 1997
31 The Evolution of the HP/Convex Exemplar – Brewer, Astfalk - 1997
30 A performance evaluation of optimal hybrid cache coherency protocols – Veenstra, Fowler - 1992
28 Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors – Martin, Harper, et al. - 2003
26 A Cache Coherence Approach for Large Multiprocessor Systems – Archibald - 1988
25 The Sun Fireplane System Interconnect – Charlesworth - 2001
23 Bandwidth Adaptive Snooping – Martin, Sorin, et al. - 2002
22 Specifying and Verifying a Broadcast and a Multicast Snooping Cache Coherence Protocol – Sorin, Plakal, et al. - 2002
21 Implementation and Evaluation of Update-Based Cache Protocols Under Relaxed Memory Consistency Models – Grahn, Stenström, et al. - 1995
18 Effects of Architectural and Technological Advances on the HP/Convex Exemplar's Memory and Communication Performance – Abandah, Davidson - 1998
18 The potential of compile-time analysis to adapt the cache coherence enforcement strategy to the data sharing characteristics – Mounes-Toussi, Lilja - 1995
17 Boosting the performance of hybrid snooping cache protocols – Dahlgren - 1995