See this document in CiteSeerX!

MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms (2004)  (Make Corrections)  (2 citations)
Daniel Gracia Perez, Gilles Mouchard, Olivier Temam



  Home/Search   Context   Related

 
View or download:
microarch.org/micr...rezMicroLib01.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  microarch.org/micro37/program (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: While most research papers on computer architectures include some performance measurements, these performance numbers tend to be distrusted. Up to the point that, after so many research articles on data cache architectures, for instance, few researchers have a clear view of what are the best data cache mechanisms. To illustrate the usefulness of a fair quantitative comparison, we have picked a target architecture component for which lots of optimizations have been proposed (data caches), and we ... (Update)

Cited by:   More
FAST: A Functionally Accurate Simulation Toolset for the.. - Cuvillo, Zhu, Hu, Gao (2005)   (Correct)
Microarchitecture Modeling for Design-Space Exploration.. - Vachharajani (2004)   (Correct)

Active bibliography (related documents):   More   All
0.6:   Beyond Performance: Secure and Fair Memory Management for.. - Macian, al.   (Correct)
0.4:   Techniques Utilizing Memory Reference Characteristics for Improved .. - Wong   (Correct)
0.3:   Design and Optimization of Large Size and - Low Overhead Off-Chip   (Correct)

Similar documents based on text:   More   All
0.3:   Toward a Systematic, Pragmatic and Architecture-Aware.. - Parello, Temam, al. (2004)   (Correct)
0.2:   A Polyhedral Approach to Ease the Composition of Program.. - Cohen, Girbal, Temam (2004)   (Correct)
0.2:   DiST: A Simple, Reliable and Scalable Method to.. - Girbal, Mouchard.. (2003)   (Correct)

Related documents from co-citation:   More   All
2:   SimpleScalar: An Infrastructure for Computer System Modeling (context) - Austin, Larson et al. - 2002
2:   An Extensible Type System for Component-Based Design (context) - Xiong, Lee
2:   Microarchitectural exploration with Liberty - Vachharajani, Vachharajani et al. - 2002

BibTeX entry:   (Update)

D. G. Perez, G. Mouchard, and O. Temam. MicroLib: A case for the quantitative comparison of micro-architecture mechanisms. In Proceedings of the 3rd Annual Workshop on Duplicating, Deconstructing, and Debunking, June 2004. http://citeseer.ist.psu.edu/graciaperez04microlib.html   More

@misc{ perez04microlib,
  author = "D. Perez and G. Mouchard and O. Temam",
  title = "MicroLib: A case for the quantitative comparison of micro-architecture
    mechanisms",
  text = "D. G. Perez, G. Mouchard, and O. Temam. MicroLib: A case for the quantitative
    comparison of micro-architecture mechanisms. In Proceedings of the 3rd Annual
    Workshop on Duplicating, Deconstructing, and Debunking, June 2004.",
  year = "2004",
  url = "citeseer.ist.psu.edu/graciaperez04microlib.html" }
Citations (may not include all citations):
443   Improving direct-mapped cache performance by the addition of.. - Jouppi - 1990
104   Prefetching using markov predictors - Joseph, Grunwald - 1997
94   Stride directed prefetching in scalar processors (context) - Fu, Patel et al. - 1992
87   Computing Surveys (context) - Smith - 1982
79   Automatically characterizing large scale program behavior - Sherwood, Perelman et al. - 2002
47   A performance comparison of contemporary dram architectures - Cuppu, Jacob et al. - 1999
22   Microarchitectural exploration with Liberty - Vachharajani, Vachharajani et al. - 2002
17   ASIM: A performance model framework (context) - Emer, Ahuja et al. - 2002
15   Frequent value locality and value-centric data cache design - Zhang, Yang et al. - 2000
14   Smarts: accelerating microarchitecture simulation via rigoro.. - Wunderlich, Wenisch et al. - 2003
9   Department of Computer Sciences (context) - Burger, Austin et al. - 1997
7   Timekeeping in the memory system: predicting and optimizing .. - Hu, Kaxiras et al. - 2002
6   A permutation-based page interleaving scheme to reduce row-b.. - Zhang, Zhu et al. - 2000
6   content-directed data prefetching mechanism (context) - Cooksey, Jourdan et al. - 2002
6   Energy efficient frequent value data cache design - Yang, Gupta - 2002
5   Non-vital loads - Rakvic, Black et al. - 2002
5   Eager writeback - a technique for improving bandwidth utiliz.. - Lee, Tyson et al. - 2000
4   Dead-block prediction & dead-block correlating prefetchers - Lai, Fide et al. - 2001
3   TCP: Tag correlating prefetchers - Hu, Martonosi et al. - 2003
2   Analyzing and implementing SDRAM and SGRAM controllers (context) - Green - 1998
1   HP Laboratories Palo Alto (context) - Shivakumar, Jouppi et al. - 2001
1   data cache decomposition for energy efficiency (context) - Huang, Renau et al. - 2001
1   Enabling partial cache line prefetching through data compres.. (context) - Zhang, Gupta - 2003
1   Indexing memory banks to maximize page mode hit percentage a.. (context) - Rockicki - 1996
1   Data cache prefetching using a global history buffer (context) - Nesbit, Smith - 2004
http://www.microlib.org

Documents on the same site (http://www.microarch.org/micro37/program.html):   More
Cache Refill/Access Decoupling for Vector Machines - Batten, Krashinsky.. (2004)   (Correct)
Managing Wire Delay in Large Chip-Multiprocessor Caches - Beckmann, Wood (2004)   (Correct)
Adaptive History-Based Memory Schedulers - Hur, Lin   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC