(Enter summary)
Abstract: List scheduling algorithms attempt to minimize latency
under resource constraints using a priority list.
We propose a new heuristic that can be used in conjunction
with any priority function. At each timestep,
the proposed clustering heuristic tries to find a
best match between ready operations and the resource
set. The heuristic arbitrates among equal priority operations
based on operation-clusters formed from the
dependency graph. Based on this heuristic we have
presented a new Cone-Based... (Update)
Context of citations to this paper: More
...guide the static list scheduling algorithm towards an optimal schedule. We introduced the preliminary idea of cones and clusters in [13] and used it for resource constrained dynamic list scheduling algorithms. The topological clustering technique presented here has an...
.... for certain types of applications or if design factors have a positive impact on some performances and a negative in uence on other [12]. Finally, HLS and physical synthesis are ########## activities. This prevents HLS from addressing anyphysical level aspects...
Cited by: More
Automated Correctness Condition Generation for Formal.. - Mansouri, Vemuri (1999)
(Correct)
Improving the Schedule Quality of Static-List.. - Govindarajan, Vemuri (2000)
(Correct)
Integrated High-Level Synthesis and Power-Net Routing for.. - Doboli, Vemuri (2001)
(Correct)
Similar documents (at the sentence level):
69.5%: Cone-Based Clustering Heuristic for List-Scheduling Algorithms - Govindarajan, Vemuri (1997)
(Correct)
Active bibliography (related documents): More All
0.4: Dynamic Bounding of Successor Force Computations in the.. - Govindarajan, Vemuri (1997)
(Correct)
0.3: The Design of an IVDS World Wide Web Browser Architecture - Virginia Polytechnic..
(Correct)
0.1: An Adaptable Environment for Improved High-Level Synthesis - Öberg (1996)
(Correct)
Similar documents based on text: More All
0.3: Theorem Proving Guided Development of Formal.. - Narasimhan.. (1998)
(Correct)
0.2: Static-List Time-Constrained Scheduling Based On.. - Govindarajan, Vemuri (2000)
(Correct)
0.2: Combined Temporal Partitioning and Scheduling for.. - Pandey, Vemuri
(Correct)
Related documents from co-citation: More All
3: High-level Synthesis: Introduction to chip and system design (context) - GAJSKI, DUTT et al. - 1992
2: Efficient scheduling of behavioral descriptions in high-level synthesis (context) - Kollig, Al-Hashimi et al. - 1997
2: Dynamic Bounding of Successor Force Computations in the Force Directed List Sche..
- Govindarajan, Vemuri - 1997
BibTeX entry: (Update)
S.Govindarajan and R.Vemuri. "Cone-Based Clustering Heuristic for List Scheduling Algorithms". In Proceedings of European Design & Test Conference (ED&TC), pages 456--462, Paris, France, March 1997. IEEE Computer Society. ISBN 0-8186-7786-4. http://citeseer.ist.psu.edu/govindarajan97conebased.html More
@misc{ govindarajan97conebased,
author = "S. Govindarajan and R. Vemuri",
title = "Cone-Based Clustering Heuristic for List Scheduling Algorithms",
text = "S.Govindarajan and R.Vemuri. Cone-Based Clustering Heuristic for List Scheduling
Algorithms. In Proceedings of European Design & Test Conference (ED&TC),
pages 456--462, Paris, France, March 1997. IEEE Computer Society. ISBN 0-8186-7786-4.",
year = "1997",
url = "citeseer.ist.psu.edu/govindarajan97conebased.html" }
Citations (may not include all citations):
151
Force Directed Scheduling for the behavioral synthesis of AS.. (context) - Paulin, Knight - 1989
111
Introduction to Artificial Neural Systems (context) - Zurada - 1992
98
High Performance Compilers for Parallel Computing (context) - Wolfe - 1996
30
High-Level Synthesis for Real-Time Digital Signal Processing (context) - Vanhoof - 1993
30
High-Level VLSI Synthesis (context) - Camposano, Wolf - 1991
21
High-Level Synthesis (context) - Gajski, Dutt - 1992
10
Digital Filters and Signal Processing (context) - Jackson - 1989
3
Practical Digital Video with Programming Examples in C (context) - Mattison - 1994
Documents on the same site (http://www.ece.uc.edu/~ddel/publications/node5.html): More
Behavioral Synthesis of Analog Systems using.. - Doboli.. (1999)
(Correct)
Rapid Prototyping of Reconfigurable Coprocessors - Naren Narasimhan (1996)
(Correct)
A Hierarchical Modeling of Analog CMOS Components for Synthesis - Adrian Nunez-Aldana
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC