Sridhar Gopal T.N.Vijaykumar James E. Smith Gurindar S.  Home/Search
Context Related
Links: ACM DBLP | mit.edu/~mfrank/co...opal:HPCA:1998.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF Problem Downloading? From: mit.edu/~mfrank/collect/ARB/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Dependences among loads and stores whose addresses are unknown hinder the extraction of instruction level parallelism during the execution of a sequential program. Such ambiguous memory dependences can be overcome by memory dependence speculation which enables a load or store to be speculatively executed before the addresses of all preceding loads and stores are known. Furthermore, multiple speculative stores to a memory location create multiple speculative versions of the location. Program... (Update)
Cited by: More
Enhancing Software Reliability With Speculative Threads - And The Committee (Correct)
Hybrid Transactional Memory - Sanjeev Kumar Michael (Correct)
Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005) (Correct)
Similar documents (at the sentence level):
13.9%: Speculative Versioning Cache - Sridhar Gopal (1998) (Correct)
Active bibliography (related documents): More All
0.1: Trace Processors: Exploiting Hierarchy And Speculation - Rotenberg (1999) (Correct)
0.1: Hardware Support for Thread-Level Speculation - Steffan (2003) (Correct)
0.1: Data Memory Alternatives for Multiscalar Processors - Breach, Vijaykumar, Gopal, .. (1997) (Correct)
Similar documents based on text: More All
0.3: Hardware Support for Data Dependence Speculation in.. - Figueiredo, Fortes (Correct)
0.2: Master/Slave Speculative Parallelization with Distilled Programs - Zilles, Sohi (2002) (Correct)
0.2: A Dynamic Approach to Improve the Accuracy of Data Speculation - Andreas Moshovos (1996) (Correct)
Related documents from co-citation: More All
54: Multiscalar processors - Sohi, Breach et al. - 1995
43: Data speculation support for a chip multiprocessor (context) - Hammond, Willey et al. - 1998
31: Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997
BibTeX entry: (Update)
S. Gopal, T. N. Vijaykumar, J. E. Smith, and G. S. Sohi. Speculative Versioning Cache. In Proceedings of the 4th International Symposium on High-Performance Computer Architecture, February 1998. http://citeseer.ist.psu.edu/gopal98speculative.html More
@inproceedings{ gopal98speculative,
author = "Sridhar Gopal and T. N. Vijaykumar and James E. Smith and Gurindar S. Sohi",
title = "Speculative Versioning Cache",
booktitle = "{HPCA}",
pages = "195-205",
year = "1998",
url = "citeseer.ist.psu.edu/gopal98speculative.html" }
Citations (may not include all citations):269 Multiscalar processors - Sohi, Breach et al. - 1995 ACM DBLP
111 Using cache memory to reduce processormemory traffic (context) - Goodman - 1983
102 Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997 ACM DBLP
97 The case for a single-chip multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
74 Speculative Versioning Cache - Gopal, Vijaykumar et al. - 1997 ACM DBLP
67 ARB: A hardware mechanism for dynamic reordering of memory r.. - Franklin, Sohi - 1996 DBLP
32 Trace processors: Moving to fourth-generation microarchitect.. (context) - Smith, Vajapeyam - 1997 DBLP
15 The potential for thread-level data speculation in tightly-c.. - Steffan, Mowry - 1997
7 Data memory alternatives for multiscalar processors - Breach, Vijaykumar et al. - 1996
6 Memory reference behavior and cache performance in a shared .. (context) - Lilja, Marcovitz et al. - 1988
1 Structural aspects of the system/360 model 85 part II: The c.. (context) - Liptay - 1968
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cag.lcs.mit.edu/~mfrank/collect/ARB/): More
The Expandable Split Window Paradigm for Exploiting.. - Franklin, Sohi (1992) (Correct)
Dynamic Memory Disambiguation Using the Memory Conflict Buffer - Gallagher (1994) (Correct)
Register Communication Strategies for the Multiscalar.. - Vijaykumar Scott (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC