See this document in CiteSeerX!

Low-Cost Test For Core-Based System-On-A-Chip (2003)  (Make Corrections)  
Paul Theo Gonciari



  Home/Search   Context   Related

 
View or download:
ece.mcmaster.ca/~ni...theo_phd_2003.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ece.mcmaster.ca/~nicola/cadt (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: FACULTY OF ENGINEERING AND APPLIED SCIENCE DEPARTMENT OF ELECTRONICS AND COMPUTER SCIENCE Doctor of Philosophy LOW-COST TEST FOR CORE-BASED SYSTEM-ON-A-CHIP by Paul Theo Gonciari The availability of high level integration leads to building of millions of gates systemson -a-chip (SOC). Due to the high complexity of SOCs, testing them is becoming increasingly difficult. In addition, if the current test practises are maintained, the high cost of test will lead to a considerable production... (Update)

Active bibliography (related documents):   More   All
4.6:   Test Data Compression: The System Integrator's Perspective - Paul Theo Gonciari (2003)   (Correct)
2.3:   Power Minimisation Techniques for Testing Low Power VLSI Circuits - Nicolici (2000)   (Correct)
1.7:   Improving Compression Ratio, Area Overhead, and Test.. - Gonciari, Al-Hashimi (2002)   (Correct)

Similar documents based on text:   More   All
0.1:   Methodology of the Review of Software for Safety Important.. - Vilkomir, Kharchenko (1999)   (Correct)
0.1:   Commit Processing in Distributed Secure and Real-Time Transaction .. - Nagaraj (1998)   (Correct)
0.1:   Random Marks on Paper - With   (Correct)

BibTeX entry:   (Update)

@misc{ gonciari-lowcost,
  author = "Paul Theo Gonciari",
  title = "Low-Cost Test For Core-Based System-On-A-Chip",
  url = "citeseer.ist.psu.edu/gonciari03lowcost.html" }
Citations (may not include all citations):
2319   Elements of Information Theory (context) - Cover, Thomas - 1991
316   Freeman and Company (context) - Garey, Johnson et al. - 1979
308   Digital Systems Testing and Testable Design (context) - Abramovici, Breuer et al. - 1990
143   HITEC: A test generation package for sequential circuits (context) - Niermann, Patel - 1991
102   Power minimization in IC design: principles and applications - Pedram - 1996
93   Combinational profiles of sequential benchmark circuits (context) - Brglez, Bryan et al. - 1929
64   Testing Embedded-Core-Based System Chips - Zorian, Marinissen et al. - 1999
53   VHDL: Analysis and Modeling of Digital Systems (context) - Navabi - 1997
49   Test set compaction algorithms for combinational circuits - Hamzaoglu, Patel - 1998
42   A distributed BIST control scheme for complex VLSI devices (context) - Zorian - 1993
39   COMPACTEST: A method to generate compact test set for combin.. (context) - Pomeranz, Reddy et al. - 1993
38   Socrates: A highly efficient automatic test pattern generati.. (context) - Schulz, Trishler et al. - 1988
37   A Structured And Scalable Mechanism for Test Access to Embed.. (context) - Marinissen, Arendsen et al. - 1998
35   Scan Chain Design for Test Time Reduction in CoreBased ICs (context) - Aerts, Marinissen - 1998
34   Test Vector Decompression Via Cyclical Scan Chains and Its A.. - Jas, Touba - 1998
32   LFSR-Coded Test Patterns for Scan Designs - Koenemann - 1991
32   A novel pattern generator for near-perfect faultcoverage (context) - Chatterjee, Pradhan - 1995
32   Formal verification in hardware design: A survey - Kern, Greenstreet - 1999
31   Altering a Pseudorandom Bit Sequence for Scan-Based BIST - Touba, McCluskey - 1996
29   Introducing Core-Based System Design - Gupta, Zorian - 1997
29   Scan Vector Compression /Decompression Using Statistical Cod.. - Jas, Ghosh-Dastidar et al. - 1999
27   Bit-Flipping BIST - Wunderlich, Kiefer - 1996
26   Towards a Standard for Embedded Core Test: An Example (context) - Marinissen, Zorian et al. - 1999
24   Logic Synthesis (context) - Devadas, Ghosh et al. - 1994
24   Direct Access Test Scheme - Design of Block and Core Cells f.. (context) - Immaneni, Raman - 1990
23   Logic BIST for Large Industrial Designs: Real Issues and Cas.. (context) - Hetherington, Fryars et al. - 1999
23   A Structured Test Re-Use Methodology for Core-Based System C.. (context) - Varma, Bhatia - 1998
22   Test Volume and Application Time Reduction Through Scan Chai.. - Bayraktaroglu, Orailoglu - 2001
19   Test scheduling for core-based systems using mixed-integer l.. - Chakrabarty - 2000
18   System-on-a-Chip Test Data Compression and Decompression Arc.. - Chandra, Chakrabarty - 2001
18   Testing ics: Getting to the core of the problem (context) - Murray, Hayes - 1996
16   Test Requirements for Embedded Core-Based Systems and IEEE P.. (context) - Zorian - 1997
16   A Mixed Mode BIST Scheme Based on Reseeding of Folding Count.. - Hellebrand, Liang et al. - 2000
16   ATPG for heat dissipation minimization during test applicati.. (context) - Wang, Gupta - 1998
16   Testing Embedded Cores Using Partial Isolation Rings - Touba, Pouya - 1997
16   An ILP Formulation to Optimize Test Access Mechanism in Syst.. - Nourani, Papachristou - 2000
16   Towards a new standard for system-level design - Liao - 2000
15   Static Compaction Techniques to Control Scan Vector Power Di.. (context) - Sankaralingam, Oruganti et al. - 2000
15   Using BIST Control for Pattern Generation - Kiefer, Wunderlich - 1997
14   Design Compiler Reference Manual (context) - Inc - 2002
14   An experimen-tal chip to evaluate test techniques experiment.. (context) - Ma, Franco et al. - 1995
14   Test Vector Encoding Using Partial LFSR Reseeding - Krishna, Jas et al. - 2001
14   On Using Rectangle Packing for SOC Wrapper/TAM Co-Optimizati.. - Iyengar, Chakrabarty et al. - 2002
13   High-Level Synthesis for Testability: A Survey and Perspecti.. - Wagner, Dey - 1996
13   A Novel Test Methodology for CoreBased System LSIs and a Tes.. (context) - Sugihara, Date et al. - 1998
13   Deterministic built-in pattern generation for sequential cir.. - Iyengar, Chakrabarty et al. - 1999
13   Wrapper Design for Embedded Core Test (context) - Marinissen, Goel et al. - 2000
12   Design of System-on-a-Chip Test Access Architectures Using I.. - Chakrabarty - 2000
12   Improving Compression Ratio, Area overhead, and Test Applica.. - Gonciari, Al-Hashimi et al. - 2002
11   Application of Deterministic Logic BIST on Industrial Circui.. - Kiefer, Vranken et al. - 2000
11   Frequency-Directed Run-Length (FDR) Codes with Application t.. (context) - Chandra, Chakrabarty - 2001
10   Reducing Test Data Volume Using External/LBIST Hybrid Test P.. - Das, Touba - 2000
10   Embedded Deterministic Test for Low Cost Manufacturing Test (context) - Rajski, Tyszer et al. - 2002
10   Test Resource Partitioning for SOCs - Chandra, Chakrabarty - 2001
10   Deterministic BIST with Multiple Scan Chains - Kiefer, Wunderlich - 1998
10   Design of System-on-a-Chip Test Access Architectures Under P.. - Chakrabarty - 2000
9   Reducing Test Application Time Through Test Data Mutation En.. - Reda, Orailoglu - 2002
9   Design-for-test for Digital IC's and Embedded Core Systems (context) - Crouch - 1999
9   Using Partial Isolation Rings to Test Core-Based Designs (context) - Touba, Pouya - 1997
8   A Fast and Low Cost Testing Technique for Corebased System-o.. - Ghosh, Dey et al. - 1998
8   Adapting Scan Architectures for Low Power Operation (context) - Whetsel - 2000
8   SystemC standard (context) - Arnout - 2000
7   A Geometric-Primitives-Based Compression Scheme for Testing .. (context) - El-Maleh, Zahir et al. - 2001
7   A Case Study on the Implementation of the Illinois Scan Arch.. (context) - Hsu, Butler et al. - 2001
7   Tailoring ATPG for Embedded Testing (context) - Dorsch, Wunderlich - 2001
7   System level design using C (context) - Verkest, Kunkel et al. - 2000
7   Multiscan-based Test Compression and Hardware Decompression .. (context) - Wolff, Papachristou - 2002
7   Modifying User-Defined Logic for Test Access to Embedded Cor.. - Pouya, Touba - 1997
7   Challenges in Testing Core-Based System ICs (context) - Marinissen, Zorian - 1999
7   Effective and Efficient Test Architecture Design for SOCs (context) - Goel, Marinissen - 2002
6   Using an Embedded Processor for Efficient Deterministic Test.. - Jas, Touba - 1999
6   Stuck-Fault Tests vs. Actual Defects - McCluskey, Tseng - 2000
6   O Bandwidth Bottleneck for Test: Is it Real (context) - Khoche, Rivoir - 2000
6   High-Performance Circuit Testing with Slow-Speed Testers (context) - Agrawal, Chakraborty - 1995
6   Coverage Metrics for Functional Validation of Hardware Desig.. (context) - Tasiran, Keutzer - 2001
6   Test data decompression for multiple scan designs with bound.. (context) - Rajski, Tyszer et al. - 1998
6   An IEEE 1149.1 Based Test Access Architecture for ICs with E.. (context) - Whetsel - 1997
5   Structural Fault Testing of Embedded Cores Using Pipelining - Nourani, Papachristou - 1999
5   Cluster-Based Test Architecture Design for System-on-Chip (context) - Goel, Marinissen - 2002
5   Hybrid BIST Based on Weighted PseudoRandom Testing: A New Te.. - Jas, Krishna et al. - 2001
5   DFT for High-Quality Low Cost Manufacturing Test (context) - Rajski - 2001
5   Nanometer Technology Effects on Fault Models for IC Testing (context) - Aitken - 1999
5   Test Transformation to Improve Compaction by Statistical Enc.. (context) - Ichihara, Kinoshita et al. - 2000
5   Optimal Core Wrapper Width Selection and SOC Test Scheduling.. (context) - Huang, Reddy et al. - 2002
5   Combining Low-Power Scan Testing and Test Data Compression f.. - Chandra, Chakrabarty - 2001
5   Power Minimisation Techniques for Testing Low Power VLSI Cir.. - Nicolici - 2000
5   Reducing Test Data Volume Using LFSR Reseeding with Seed Com.. - Krishna, Touba - 2002
4   Test Resource Optimization for Multi-Site Testing of SOCs Un.. (context) - Iyengar, Goel et al. - 2002
4   The third millennium's test dilemma (context) - Bottoms - 1998
4   Enhanced Reduced PinCount Test for Full-Scan Design (context) - Vranken, Waayers et al. - 2001
4   Co-Optimization of Test Wrapper and Test Access Architecture.. (context) - Iyengar, Chakrabarty et al. - 2001
4   Algorithms for VLSI Design Automation (context) - Gerez - 1999
3   On Using IEEE P1500 SECT for Test Plug-n-Play (context) - Marinissen, Kapur et al. - 2000
3   An Efficient Method for Compressing Test Data to Reduce the .. (context) - Yamaguchi, Tilgner et al. - 1997
3   Current Directions in Automatic Test-Pattern Generation (context) - Cheng, Krstic - 1999
3   On IEEE P1500's Standard for Embedded Core Test (context) - Marinissen, Kapur et al. - 2002
3   A Designer's Guide to VHDL Synthesis (context) - Ott, Wilderotter - 1994
3   Core Design and System-on-a-Chip Integration (context) - Rincon, Cherichetti et al. - 1997
3   A BIST scheme for rtl circuits based on symbolic testability.. (context) - Ghosh, Jha et al. - 2000
3   Analysing trade-offs in scan power and test data compression.. (context) - Rosinger, Gonciari et al. - 2002
3   A SmartBIST Variat with Guaranteed Encoding (context) - Koenemann, Barnhart et al. - 2001
2   Test of Future System-on-Chips (context) - Zorian, Dey et al. - 2000
2   Algorithmics for Hard Problems: Introduction to Combinatoria.. (context) - Hromkovic - 2002
2   High-speed serialiazing/deserializing design-for-test method.. (context) - Heidel, Dhong et al. - 1998
2   VHDL for Logic Synthesis (context) - Rushton - 1998
2   Verilog Digital System Design (context) - Navabi - 1999
2   Reducing Synchronization Overhead in Test Data Compression E.. (context) - Gonciari, Al-Hashimi et al. - 2002
2   Techniques to evolve a C++ based system design language (context) - Pasko, Vernalde et al. - 2002
2   COMPACT: A Hybrid Method for Compressing Tets Data (context) - Ishida, Ha et al. - 1998
2   Useless Memory Allocation: Problems and Solutions (context) - Gonciari, Al-Hashimi et al. - 2002
2   SystemC a modeling platform supporting multiple design abstr.. - Panda - 2001
2   Integrated Test Data Decompression and Core Wrapper Design f.. (context) - Gonciari, Al-Hashimi et al. - 2002
2   Enabling embedded memory diagnosis via test response compres.. (context) - Chen, Rajski et al. - 2001
2   Compression technique for interactive BIST application (context) - Kay, Mourad - 2001
2   Strategies for Low-Cost Test (context) - Kapur, Chandramouli et al. - 2001
2   Memory and Mixed-Signal VLSI Circuits (context) - Bushnell, Agrawal et al. - 2000
2   Design for testability techniques at the behavioral and regi.. - Dey, Raghunathan et al. - 1998
2   Multiple Scan Chains for Power Minimization during Test Appl.. - Nicolici, Al-Hashimi - 2002
2   A Guide to Platform-Based design (context) - Chang, Cooke et al. - 1999
2   Test Resource Partitioning and Reduced PinCount Testing Base.. - Chandra, Chakrabarty - 2002
2   Speed Structural Test (context) - West - 1999
1   Integrated wrapper/TAM cooptimization, constraint-driven tes.. (context) - Iyengar, Chakrabarty et al. - 2002
1   CTL, The Language for Describing Core-Based Test - Kapur, Lousberg et al. - 2001
1   Optaddressable Test Ports: An Approach to Testing Embedded C.. (context) - Whetsel - 1999
1   ModelSim, HDL Simulator (context) - Inc - 2002
1   Core Test Connectivity, Communication, & Control (context) - Whetsel - 1998
1   The DFT-Focused Tester (context) - Morris - 2002
1   Embedded Test Control Schemes for Compression in SOCs - Kay, Chung et al. - 2002
1   P1500-CTL: Towards a Standard Core Test Language (context) - Kapur - 1999
1   Dynamic Test Compression Using Statistical Coding (context) - Ichihara, Ogava et al. - 2001
1   Memory fault diagnosis by syndrome compression (context) - Jin-Fu, Cheng-Wen - 2001
1   Very Low Cost Testers: Opportunities and Challenges (context) - Bedsole, Raina et al. - 2001
1   System Chip Test: How Will It Impact Your Design (context) - Zorian, Marinissen - 2000
1   Digital System Design with VHDL (context) - nski - 2000
1   Scan architecture for shift and capture power reduction (context) - Rosinger, Al-Hashimi et al. - 2002
1   Simultaneos reduction in volume of test data and power dissi.. (context) - Rosinger, Gonciari et al. - 2001
1   Addressing Synchronization Overhead for High Speed Test Usin.. (context) - Gonciari, Al-Hashimi et al.
1   Addressing Useless Test Data in Core Based System-on-a-Chip (context) - Gonciari, Al-Hashimi et al.
1   Variable-length Input Huffman Coding for System-on-a-Chip Te.. (context) - Gonciari, Al-Hashimi et al.
1   Test Data Compression: The System Integrator's Perspective - Gonciari, Al-Hashimi et al. - 2003
1   Test Resource Partitioning for Systemon -a-Chip (context) - Chakrabarty, Iyengar et al. - 2002
1   Trends in SLI deign and their effect on test (context) - Aitken, Muradali - 1999
1   the Use of k tuples for SoC Test Schedule Representation (context) - Koranne, Iyengar - 2002
1   DFT Drives Quality, Cost, And Time to Market (context) - Blyler - 2001
1   Sequencer Per Pin TM Test System Architecture (context) - West, Napier - 1990
1   The Process and Chanllenges of a High-Speed DUT Board Projec.. (context) - McFeely - 2002
1   OPMISR: The Fundation for Compressed ATPG Vectors (context) - Barnhart, Brunkhorst et al. - 2001
1   Combinational Enumeration (context) - Goulden, Jackson - 1983
1   Split Timing Mode (STM) - Answer to Dual Frequency Domain Te.. (context) - Sivaram - 2001
1   What a Device Interface Board Really Costs: An Evalyation of.. (context) - Warwick - 2002
1   Modeling the Economics of Testing: A DFT Perspective (context) - Nag, Gattiker et al. - 2002
1   Carl Pixley (context) - Commercial, Circuits - 2001
1   Applied Boolean Equivalence Verification and RTL Static Sign.. (context) - Foster - 2001
1   X-Compact an Efficient Response Compaction Technique for Tes.. (context) - Mitra, Kim - 2002
http://grouper.ieee.org/groups/1500/
http://www.ee.vt.edu/ha/cadtools/cadtools.html
www.crhc.uiuc.edu/IGATE
http://www.extra.research.philips.com/itc02socbench/

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC