Kourosh Gharachorloo, Phillip B. Gibbons  Home/Search
Context Related
| stanford.edu/pub/flash/PAA91.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: stanford.edu/archite...paperlinks (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The performance of a multiprocessor is directly affected by the choice of the memory consistency model supported. Several different consistency models have been proposed in the literature. These range from sequential consistency on one end, allowing limited buffering of memory accesses, to release consistency on the other end, allowing extensive buffering and pipelining. While the relaxed models such as release consistency provide potential for higher performance, they present a more complex... (Update)
Context of citations to this paper: More
...right conditions, speculative threads can commit a critical section without ever acquiring the associated lock. Gharachorloo and Gibbons [7] propose hardware that leverages the coherence protocol to detect violations of sequential consistency. Adve and Hill [1] use explicit...
...the application development environment. Similar techniques have also been proposed for data race detection with release consistency [2]. Background: Databases require concurrent execution of transactions to achieve high performance, but transactions must be executed in a...
Cited by: More
Compiling Multi-Threaded Object-Oriented Programs - von Praun, Gross (2003) (Correct)
Flashback: A Lightweight Extension for Rollback and .. - Srinivasan.. (2004) (Correct)
Appears in the Proceedings of the 30th Annual International - Symposium On Computer (Correct)
Similar documents (at the sentence level):
9.1%: Two Techniques to Enhance the Performance of Memory.. - Kourosh Gharachorloo (1991) (Correct)
6.4%: Performance Evaluation of Memory Consistency Models.. - Gharachorloo, Gupta.. (1991) (Correct)
Active bibliography (related documents): More All
0.2: Design And Analysis Of Update-Based Cache Coherence Protocols For .. - Glasco (1995) (Correct)
0.2: Tolerating Latency Through Software-Controlled Prefetching in.. - Mowry, Gupta (1991) (Correct)
0.2: Design and Evaluation of the Hamal Parallel Computer - Grossman (2002) (Correct)
Similar documents based on text: More All
0.9: Detecting Data Races on Weak Memory Systems - Adve, Hill, Miller, Netzer (1991) (Correct)
0.7: Testing Shared Memories - Gibbons, Korach (1997) (Correct)
0.6: A Unified Formalization of Four Shared-Memory Models - Adve (1993) (Correct)
Related documents from co-citation: More All
9: How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Progr.. (context) - Lamport - 1979
7: Memory Consistency and Event Ordering in Scalable Shared-memory Multiprocessors - Gharachorloo, Lenoski - 1990
7: Weak ordering ---a new definition - Adve, Hill - 1990
BibTeX entry: (Update)
Gharachorloo, K. and Gibbons, P. Detecting violations of sequential consistency. In Proceedings of the ACM Symposium on Parallel Algorithms and Architectures, 1991. http://citeseer.ist.psu.edu/gharachorloo91detecting.html More
@inproceedings{ gharachorloo91detecting,
author = "Kourosh Gharachorloo and Phillip B. Gibbons",
title = "Detecting Violations of Sequential Consistency",
booktitle = "{ACM} Symposium on Parallel Algorithms and Architectures",
pages = "316-326",
year = "1991",
url = "citeseer.ist.psu.edu/gharachorloo91detecting.html" }
Citations (may not include all citations):213 Weak ordering - A new definition - Adve, Hill - 1990
165 Memory access buffering in multiprocessors (context) - Dubois, Scheurich et al. - 1986
130 Memory consistency and event ordering in scalable shared-mem.. (context) - Gharachorloo, Lenoski et al.
58 An empirical comparison of monitoring algorithms for access .. (context) - Dinning, Schonberg - 1990
55 Memory access dependencies in shared-memory multiprocessors (context) - Dubois, Scheurich - 1990
54 Two techniques to enhance the performance of memory consiste.. - Gharachorloo, Gupta et al. - 1991
31 Debugging Fortran on a shared memory machine (context) - Allen, Padua - 1987
30 IEEE Transactions on Electronic Computers (context) - Bernstein, programs et al. - 1966
27 Detecting data races on weak memory systems - Adve, Hill et al. - 1991
16 Compiletime detection of race conditions in a parallel progr.. (context) - Balasundaram, Kennedy - 1989
4 Performance evaluation of memory consistency models for shar.. - Gharachorloo, Gupta et al. - 1991
1 Personal communication (context) - Adve - 1991
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www-flash.stanford.edu/architecture/papers/paperlinks.html): More
Performance Evaluation of Memory Consistency Models.. - Gharachorloo, Gupta.. (1991) (Correct)
Two Techniques to Enhance the Performance of Memory.. - Kourosh Gharachorloo (1991) (Correct)
Architectural and Implementation Tradeoffs in the Design of.. - James Laudon (1992) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC