James Burns Jean-Luc Gaudiot Intel University of Southern California Santa...  Home/Search
Context Related
| research.ac.upc.es/pact01/pa...s7p2.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: research.ac.upc.es/pac...abstract (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Two approaches to high throughput processors are Chip Multi-Processing (CMP) and Simultaneous MultiThreading (SMT). CMP increases layout efficiency, which allows more functional units and a faster clock rate. However, CMP suffers from hardware partitioning of functional resources. SMT increases functional unit utilization by issuing instructions simultaneously from multiple threads. However, a wide-issue SMT suffers from layout and technology implementation problems. (Update)
Cited by: More
Conjoined-core Chip Multiprocessing - Rakesh Kumar Norman (Correct)
A Low-Complexity, High-Performance Fetch Unit for.. - Falcon, Ramirez, Valero (2004) (Correct)
The Energy Efficiency of CMP vs. SMT for Multimedia Workloads - Sasanka, Adve, Chen, Debes (2004) (Correct)
Active bibliography (related documents): More All
0.5: Balancing Computation and Memory in High Capacity.. - Perissakis (2000) (Correct)
0.3: An Analysis of Software Interface Issues for SMT Processors - Redstone (2002) (Correct)
0.2: On Performance, Transistor Count and Chip Space.. - Sigmund, Steinhaus.. (Correct)
Similar documents based on text: More All
0.1: Cooperating Threads Architecture: Improving both.. - Sundaramoorthy.. (2000) (Correct)
0.1: I-Structure Software Cache, an approach to exploit data.. - Cristobal, al. (2000) (Correct)
0.1: Resume - Chen (Correct)
Related documents from co-citation: More All
2: Exploiting choice: Instruction fetch and issue on an implementable simultaneous .. - Tullsen, Eggers et al. - 1996
2: Simultaneous multithreading: Maximizing on-chip parallelism - Tullsen, Eggers et al. - 1995
2: A single-chip multiprocessor - Hammond, Nayfeh et al. - 1997
BibTeX entry: (Update)
J. Burns and J.-L. Gaudiot. Area and System Clock Effects on SMT/CMP Processors. In PACT, 2000. http://citeseer.ist.psu.edu/gaudiot00area.html More
@misc{ jean-luc00area,
author = "James Burns Jean-Luc",
title = "Area and System Clock Effects on SMT/CMP Processors",
text = "J. Burns and J.-L. Gaudiot. Area and System Clock Effects on SMT/CMP Processors.
In PACT, 2000.",
year = "2000",
url = "citeseer.ist.psu.edu/gaudiot00area.html" }
Citations (may not include all citations):251 Simultaneous Multithreading: Maximizing On-Chip Parallelism - Tullsen, Eggers et al. - 1995
186 Exploiting Choice: Instruction Fetch and Issue on an Impleme.. - Tullsen, Eggers et al. - 1996
157 Limits of Control Flow on Parallelism - Lam, Wilson - 1992
119 An Enhanced Access and Cycle Time Model for On-Chip Caches - Wilton, Jouppi
97 The Case for a Single-Chip Multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
75 The MIPS R10000 superscalar microprocessor (context) - Yeager - 1996
62 The Multicluster Architecture: Reducing Cycle Time Through P.. - Farkas, Chow et al. - 1997
52 Converting Thread-Level Parallelism to Instruction-Level Par.. - Lo, Eggers et al. - 1997
46 Quantifying the complexity of superscalar processors - Palacharla, Jouppi et al. - 1996
11 Power-Sensitive Multithreaded Architecture - Seng, Tullsen et al. - 2000
8 A Clustered Approach to Multithreaded Processors - Krishnan, Torrellas - 1998
7 Simultaneous Multithreading: A Foundation for Nextgeneration.. (context) - Eggers, Emer et al. - 1997
5 Quantifying the SMT Layout Overhead -- Does SMT Pull Its Wei.. (context) - Burns, Gaudiot - 2000
2 R10000 Superscalar Microprocessor (context) - Ahi, Chen et al. - 1995
http://www.cs.wisc.edu/~mscalar/simplescalar.html
Documents on the same site (http://research.ac.upc.es/pact01/abstract.htm): More
On the Efficiency of Reductions in μ-SIMD Media Extensions - Corbal, Espasa, Valero (Correct)
Comparing and Combining Read Miss Clustering and Software.. - Pai, Adve (2001) (Correct)
Recovery Mechanism for Latency Misprediction - Morancho, Llaberia, Olive (2001) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC