See this document in CiteSeerX!

Evaluating Kilo-instruction Multiprocessors (2004)  (Make Corrections)  
Marco Galluzzi, Valentin Puente, Adrian Cristal, Ramon Beivide, Jose-Angel Gregorio, Mateo Valero



  Home/Search   Context   Related

 
View or download:
utah.edu/wmpi2004/paper...paper148.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  utah.edu/wmpi2004/papers/ (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: The ever increasing gap in processor and memory speeds has a very negative impact on performance. One possible solution to overcome this problem is the Kilo-instruction processor. It is a recent proposed architecture able to hide large memory latencies by having thousands of in-flight instructions. Current multiprocessor systems also have to deal with this increasing memory latency while facing other sources of latencies: those coming from communication among processors. What we propose, ... (Update)

Active bibliography (related documents):   More   All
0.7:   Adrin Cristal - Jos Martnez Josep (2003)   (Correct)
0.5:   Tolerating Dependences Between Large Speculative.. - Christopher Colohan..   (Correct)
0.5:   Congestion Control, Differentiated Services, and Efficient.. - O'Donnell, Sethu (2003)   (Correct)

Similar documents based on text:   More   All
0.4:   Quantifying the Benefits of SPECint Distant.. - Ortega, Martel..   (Correct)
0.3:   An Analysis of Dynamic Instruction Streams - Oliverio Santana Marco (2003)   (Correct)
0.2:   Optoelectronic Cellular Neural Network Based on.. - Balsi, Ciancaglioni, al. (1994)   (Correct)

BibTeX entry:   (Update)

@misc{ galluzzi-evaluating,
  author = "Marco Galluzzi and Valentin Puente and Adrian Cristal and Ramon Beivide
    and Jose-Angel Gregorio and Mateo Valero",
  title = "Evaluating Kilo-instruction Multiprocessors",
  url = "citeseer.ist.psu.edu/galluzzi04evaluating.html" }
Citations (may not include all citations):
353   The SPLASH-2 Programs: Characterization and Methodological C.. - Woo, Ohara et al. - 1995
121   An Architecture for Software-Controlled Data Prefetching (context) - Klaiber, Levy - 1991
99   Hitting the Memory Wall: Implications of the Obvious - Wulf, McKee - 1995
92   Performance Evaluation of Memory Consistency Models for Shar.. - Gharachorloo, Gupta et al. - 1991
87   Computing surveys (context) - Smith - 1982
42   Hiding Memory Latency Using Dynamic Scheduling in Shared-mem.. (context) - Gharachorloo, Gupta et al. - 1992
40   Spider: A High-Speed Network Interconnect (context) - Galles - 1997
34   A Prefetching Technique for Irregular Accesses to Linked Dat.. - Karlsson, Dahlgren et al. - 2000
32   RSIM: An execution-Driven Simulator for ILPBased Shared-Memo.. - Pai, Ranganathan et al. - 1997
15   Using Speculative Retirement and Larger Instruction Windows .. - Ranganathan, Pai et al. - 1997
14   Slave Memories and Dynamic Storage Allocation (context) - Wilkes - 1965
14   Technical Report CENG (context) - Dubois, Song - 1998
13   Overview BlueGeneL Supercomputer - Overview, BlueGene et al. - 2002
11   ective On-chip Preloading Scheme to Reduce Data Access Penal.. (context) - Baer, Chen et al. - 1991
5   Large Virtual ROBs by Processor Checkpointing (context) - Cristal, Valero et al. - 2002
4   A Flow Control Mechanism to Avoid Message Deadlock in K-ary .. (context) - Carrion, Beivide et al. - 1997
2   Kilo-instruction Processors (context) - Cristal, Ortega et al. - 2003
2   Dynamically-allocated Multiqueue Bu#ers for VLSI Communicati.. (context) - Tamir, Frazier - 1992
2   Out-of-Order Commit Processors (context) - Cristal, Ortega et al. - 2004
1   SICOSYS: An Integrated Framework for Studying Interconnectio.. (context) - Puente, Gregorio et al. - 2002
1   HIPQS: a High-Performance Switch Architecture Using Input Qu.. (context) - Sivaram, Stunkel et al. - 2002
1   Cornell Computer Systems Lab (context) - Martinez, Cristal et al. - 2003
1   A New Switch Chip for IBM RS/6000 SP Systems (context) - Stunkel, Herring et al. - 1999
1   A Case for Resource-conscious Out-of-order Processors (context) - Cristal, Martinez et al. - 2003
1   The Adaptive Bubble Router - Puente, Izu et al. - 2001
1   the Design of a High-Performance Adaptive Router for CC-NUMA.. (context) - Puente, Gregorio et al. - 2003
1   Design and Analysi BlueGeneL Toru Interconnection Network (context) - Design, the et al. - 2003

Documents on the same site (http://www.cs.utah.edu/wmpi2004/papers/):   More
A Compressed Memory Hierarchy Using an Indirect Index Cache - Hallnor, Reinhardt (2004)   (Correct)
An Analytical Model for Software-Only Main Memory Compression - Chihaia, Gross (2004)   (Correct)
Selective Main Memory Compression by Identifying Program Phase .. - Nakar, Weiss (2004)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC