Richard Fromm, Stylianos Perissakis, Neal Cardwell, Christoforos Kozyrakis, Bruce McGaughy, David Patterson, Tom Anderson, Katherine Yelick  Home/Search
Context Related
| berkeley.edu/papers/isca97.ps berkeley.edu/~kozyraki/p...isca97.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: berkeley.edu/publications (more) From: berkeley.edu/~kozyraki/p...papers (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more energy efficient than conventional systems. The high density of DRAM permits a much larger amount of memory on-chip than a traditional SRAM cache design in a logic process. This allows most or all IRAM memory accesses to be satisfied on-chip. Thus there is much less need to drive high-capacitance off-chip buses, which... (Update)
Context of citations to this paper: More
.... of the memory system is also reduced, as most memory accesses can be processed on chip, without driving high capacitance board traces [25]. Embedded DRAM is at least five times denser than SRAM. One can integrate a processor with a DRAM memory system large enough to be...
.... capability to take the energy consumed by accesses to off chip memory into account using models taken from the IRAM project at Berkeley [6]. We have also modified SimpleScalar Wattch to extract information about how many of the level 2 cache accesses that originates from...
Cited by: More
Multiplier for VIRAM1 - Joseph Gebis Report (Correct)
Integrating Processor Slowdown and Preemption Threshold.. - Jejurikar, Gupta (2004) (Correct)
An Adaptive Chip-Multiprocessor Architecture for Future.. - Nikitovic, Brorsson (Correct)
Active bibliography (related documents): More All
1.5: The Performance of Applications and Operating Systems on.. - Bowman, Cardwell, Romer (Correct)
0.8: Hardware Techniques To Improve The Performance Of The.. - Burger (1998) (Correct)
0.8: Embedded DRAM Architectural Trade-Offs - Norbert Wehn Sren (1998) (Correct)
Similar documents based on text: More All
0.5: Scalable Processors in the Billion-Transistor Era: IRAM - Kozyrakis, Perissakis.. (1997) (Correct)
0.5: Scaling Processors to 1 Billion Transistors and Beyond: .. - Perissakis, Kozyrakis, .. (Correct)
0.4: Intelligent RAM (IRAM): the Industrial Setting.. - Patterson.. (Correct)
Related documents from co-citation: More All
12: Computer Architecture: a Quantitative Approach (context) - Hennessy, Patterson - 1996
7: Missing the Memory Wall: The Case for Processor/Memory Integration (context) - Saulsbury, Pong et al. - 1996
7: A Case for Intelligent RAM: IRAM - Patterson, Anderson et al. - 1997
BibTeX entry: (Update)
Richard Fromm, Stylianos Perissakis, Neal Cardwell, Christoforos Kozyrakis, Bruce McGaughy, and David Patterson. The Energy Efficiency of IRAM Architectures. Technical report, University of California at Berkeley, Department of Computer Science, November 1996. To be published in ISCA97. http://citeseer.ist.psu.edu/fromm96energy.html More
@inproceedings{ fromm97energy,
author = "Richard Fromm and Stylianos Perissakis and Neal Cardwell and Christoforos E. Kozyrakis and Bruce McGaughy and David A. Patterson and Thomas E. Anderson and Katherine A. Yelick",
title = "The Energy Efficiency of {IRAM} Architectures",
booktitle = "{ISCA}",
pages = "327-337",
year = "1997",
url = "citeseer.ist.psu.edu/fromm96energy.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - HENNESSY, PATTERSON - 1996
195 Scheduling for reduced CPU energy - WEISER - 1994
148 Low Power Digital CMOS Design (context) - CHANDRAKASAN - 1994
99 Hitting the memory wall: Implications of the obvious - WULF, MCKEE - 1995
84 Energy dissipation in general purpose microprocessors - GONZALEZ, HOROWITZ - 1996
64 Missing the memory wall: The case for processor/memory integ.. (context) - SAULSBURY, PONG et al. - 1996
56 A case for Intelligent RAM: IRAM - PATTERSON - 1997
49 CMOS RISC microprocessor (context) - MONTANARO, MHz - 1996
48 Trends in lowpower RAM circuit technologies (context) - ITOH, SASAKI et al. - 1995
43 Energy efficient CMOS microprocessor design - BURD, BRODERSEN - 1995
34 Alpha 21164 Microprocessor Hardware Reference Manual (context) - CORPORATION - 1995
31 A case for Intelligent DRAM: IRAM (context) - PATTERSON, ANDERSON et al. - 1996
22 Decoder technology for connectionist large vocabulary speech.. - RENALS, HOCHBERK - 1995
19 Technology directions for portable computers (context) - HARRIS - 1995
14 Introduction to Shade (context) - LABORATORIES - 1993
11 Power and performance simulator: ESP and its application for.. (context) - SATO, NAGAMATSU et al. - 1994
11 New DRAM Technologies: A Comprehensive Analysis of the New A.. (context) - PRZYBYLSKI - 1994
9 Performance characterization of the Alpha 21164 microprocess.. - CVETANOVIC, BHANDARKAR - 1996
9 The design of a high performance low power microprocessor (context) - DOBBERPUHL - 1996
9 Chips that remember and compute (context) - PATTERSON - 1997
8 Implementing application specific memory (context) - FOSS - 1996
7 RISC microprocessor with 16Mb DRAM (context) - SHIMIZU, multimedia - 1996
7 Thinkpad low-power evolution (context) - IKEDA - 1995
7 Low power hardware for a high performance PDA (context) - CULBERT - 1994
6 Computer Sciences Department (context) - project, www et al.
4 Personal communication (context) - SANTHANAM - 1996
3 StrongARM SA110: A 160MHz 32b (context) - SANTHANAM - 1996
2 cache memory with 128b interface and ECC protection (context) - GIACALONE, MB - 1996
2 Computer Science Division (context) - project, kasuga et al.
2 logic integration: Which architecture and fabrication proces.. (context) - KIMURA - 1997
2 Performance evaluation of a microprocessor with on-chip DRAM.. (context) - IWATA, SHIMIZU - 1996
2 parallel image-processing RAM integrating a 16 Mb DRAM and 1.. (context) - AIMOTO, GIPS - 1996
2 Mb DRAM with built-in self-test and repair function (context) - KOIKE - 1996
1 Mb DRAM with hierarchical array architecture (context) - NAKAMURA, TAKAHASHI - 1995
1 Mb DRAM with current-sensing data-bus amplifier (context) - TAGUCHI, TOMITA - 1991
1 Public Domain OCR: NIST Form-Based Handprint Recognition Sys.. (context) - GARRIS
1 Panel: Research opportunities and critiques: An industrial p.. (context) - PATTERSON - 1996
1 Mb DRAM with meshed power line and distributed sense-amplifi.. (context) - YAMADA - 1991
1 DRAMs in the 21st Century (context) - HOROWITZ - 1996
1 MHz 256KB second-level cache with (context) - DIMARCO - 1996
1 System design of a multimedia I/O terminal (context) - CHANDRAKASAN - 1993
1 Personal communication (context) - DOBBERPUHL - 1996
1 Personal communication (context) - MURRAY - 1996
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://iram.cs.berkeley.edu/publications.html): More
Evaluation of Existing Architectures in IRAM Systems - Bowman, Cardwell.. (1997) (Correct)
Intelligent RAM (IRAM): the Industrial Setting.. - Patterson.. (Correct)
Efficient FFTs on IRAM - Thomas, Yelick (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC