Download:
|
by David Filo, David Ku, Claudionor N. Coelho, Jr. Giovanni, De Micheli
IEEE Transactions on Very Large Scale Integration
http://akebono.stanford.edu/users/cad/papers/filo/papertrans-vlsi.ps.gz
Add To MetaCart
Abstract:
Abstract--- The scope of most high-level synthesis efforts to date has been at the level of a single behavioral model represented as a control/data-flow graph. The communication between concurrently executing processes and its requirements in terms of timing and resources have largely been neglected. This restriction limits the applicability of most existing approaches for complex system designs. This paper describes a methodology for the synthesis of interfaces in concurrent systems under detailed timing constraints. We model inter-process communication using blocking and nonblocking messages. We show how the relationship between messages over time can be abstracted as a constraint graph that can be extracted and used during synthesis. We describe a novel technique called interface matching that minimizes the interface cost by scheduling each process with respect to timing information of other processes communicating with it. By scheduling the completion of operations, some blocking communication can be converted to non-blocking while ensuring the communication remains valid. To further reduce hardware costs, we describe the synthesis of interfaces on shared physical media. We show how this sharing can be increased through rescheduling and serialization of the communication. In addition to systematically reducing the interface synchronization cost, this approach permits analysis on the timing consistency of inter-process communication. Keywords--- Communication synthesis, concurrent processes,
Citations
|
259
|
High-Level Synthesis: Introduction to Chip and System Design
– Gajski, Dutt, et al.
- 1992
|
|
162
|
The high level synthesis of digital systems
– McFarland, Parker, et al.
- 1990
|
|
122
|
The drinking philosophers problem
– Chandy, MiSra
- 1984
|
|
73
|
High-Level Synthesis of ASICS under Timing and Synchronization Con.\"trainl.\". KI\I~'cr
– Ku
- 1992
|
|
54
|
Architectural partitioning for system level synthesis of integrated circuits
– Lagnese, Thomas
- 1991
|
|
54
|
Relative scheduling under timing constraints: Algorithms for high-level synthesis of digital circuits
– Ku, Micheli
- 1992
|
|
37
|
Synthesis and optimization of interface transducer logic
– BORIELLO, KATZ
- 1987
|
|
31
|
The Olympus Synthesis System for Digital Design
– Micheli, Ku, et al.
- 1990
|
|
28
|
Algorithmic and Register-Transfer Level: The System Architect’s Workbench
– Thomas, Lagnese, et al.
- 1990
|
|
20
|
Behavioral synthesis with interfaces
– NESTOR, E
- 1986
|
|
13
|
Minimization of interprocessor synchronization in multiprocessors with shared and private memory
– Shaffer
- 1989
|
|
11
|
Optimizing the Control-unit through the Resynchronization of
– Filo, Ku, et al.
- 1992
|
|
10
|
Sizing Synchronization Queues: A Case Study in Higher Level Synthesis
– Amon, Borriello
- 1991
|
|
9
|
Static scheduling for barrier MIMD architectures
– Dietz, Zaafrani, et al.
- 1992
|
|
7
|
High-level synthesis with pin constraints for multiple-chip designs
– Hung, Parker
- 1992
|
|
7
|
Transformations for optimizing interprocess communication and synchronization mechanisms
– McNamee, Olsson
- 1990
|
|
7
|
Static analysis of real-time distributed systems
– Liu, Shyamasundar
- 1990
|
|
5
|
Representation of control and timing behavior, with applications to interface synthesis
– HAYATI, PARKER, et al.
- 1988
|
|
5
|
Vulcan - A System for High-Level Partitioning of Synchronous Digital Systems
– Gupta, Micheli
- 1991
|
|
4
|
Static synchronization beyond VLIW
– Dietz, Schwederski, et al.
- 1989
|
|
3
|
Gebotys, "Optimal Synthesis of Multichip Architectures
– H
- 1992
|
|
1
|
Pre-scheduling for synchronization in hard read-time systems
– Tripathi, Nirkhe
- 1991
|