Larry R. Dennison, William J. Dally, Duke Xanthopoulos  Home/Search
Context Related
| mit.edu/pub/cva/plesio.ps.Z stanford.edu/pub/publicat...plesio.ps.Z mit.edu/pub/projects/cva/plesio.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: mit.edu/~duke/pubs (more) From: fermivista.math.jussieu...last100 (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: A new method of retiming plesiochronous data is described. This method features latency of less than a cell-time and requires only minimal support circuitry. No flow control or handshaking signals are used, allowing true undirectional signalling between transmitter and receiver. Application areas include communication networks in parallel computers, and general communication network repeaters, hubs, bridges, and routers. 1: Introduction The Reliable Router [1] project at MIT is developing a... (Update)
Context of citations to this paper: More
.... paths of a desycnhronized system have well defined constant cycle time while the rest of the latches operates in plesiochronous mode [13], in which their local clocks have transitions nominally at the same rate, with bounded time offsets. Property 4.1: If in a de...
Cited by: More
Efficient Self-Timed Interfaces for Crossing Clock Domains - Chakraborty, Greenstreet (2003) (Correct)
A Concurrent Model for De-Synchronization - Extended Version Of (Correct)
Similar documents (at the sentence level):
77.5%: The Reliable Router: An Architecture for Fault Tolerant.. - Larry Dennison (1996) (Correct)
Active bibliography (related documents): More All
0.3: Rational Clocking - Sarmenta, Pratt, Ward (1995) (Correct)
0.1: Optimal Clock Skew Scheduling Tolerant to Process Variations - Neves, Friedman (1996) (Correct)
0.1: High Performance Inter-Chip Signalling - Sidiropoulos (1998) (Correct)
Similar documents based on text: More All
0.1: Architecture and Implementation of the Reliable Router - William Dally (1994) (Correct)
0.1: Optimal FPGA Mapping and Retiming with Efficient Initial State.. - Cong, Wu (1998) (Correct)
0.1: The Reliable Router: A Reliable and.. - Dally, Dennison.. (1994) (Correct)
BibTeX entry: (Update)
L. Dennison, W. Dally, and T. Xanthopoulos, "Low-latency plesiochronous data retiming," in Advanced Research in VLSI, 1995, pp. 304--315. http://citeseer.ist.psu.edu/dennison95lowlatency.html More
@misc{ dennison95lowlatency,
author = "L. Dennison and W. Dally and T. Xanthopoulos",
title = "Low-latency plesiochronous data retiming",
text = "L. Dennison, W. Dally, and T. Xanthopoulos, Low-latency plesiochronous
data retiming, in Advanced Research in VLSI, 1995, pp. 304--315.",
year = "1995",
url = "citeseer.ist.psu.edu/dennison95lowlatency.html" }
Citations (may not include all citations):12 Architecture and Implementation of the Reliable Router - Dally, Dennison et al. - 1994
8 Synchronization in Digital System Design (context) - Messerschmitt - 1990
3 A Solution to a Special Case of the Synchronization Problem (context) - Stewart, Ward - 1988
Documents on the same site (http://www-mtl.mit.edu/~duke/pubs.html): More
A Data-Driven IDCT Architecture for Low Power Video.. - Xanthopoulos.. (Correct)
Architecture and Implementation of the Reliable Router - William Dally (1994) (Correct)
The Reliable Router: A Reliable and.. - Dally, Dennison.. (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC