(Enter summary)
Abstract: To obtain the benefits of aggressive, wide-issue, architectures,
a large window of valid instructions must be available.
While researchers have been successful in obtaining
high accuracies with a range of dynamic branch predictors,
there still remains the need for more aggressive instruction
delivery. (Update)
Context of citations to this paper: More
.... smred.in 449M Word processor spec2000 twolf test 500M Place and Route Simulator on the observed dynamic characteristics of loop execution [1]. We focus on loops that cannot be unrolled by the compiler. The proposed mechanism can be incorporated into a superscalar...
...constructs. In this work, we propose and evaluate mechanisms for predicting the execution of loops based on their dynamic characteristics [4]. The proposed design extensions can be applied to a superscalar architecture or an embedded processor without modifying the underlying...
Cited by: More
Combining Conditional Branching and Predicated Execution - Hyesoon Kim Onur (2005)
(Correct)
Path-based Hardware Loop Prediction - de Alba, Kaeli
(Correct)
Characterization and Evaluation of Hardware Loop Unrolling - Marcos De Alba
(Correct)
Active bibliography (related documents): More All
0.3: Automated Design of Finite State Machine Predictors - Sherwood, Calder (2001)
(Correct)
0.2: Automated Design of Finite State Machine Predictors for.. - Sherwood, Calder (2001)
(Correct)
0.2: Preserving Program Dependencies in a Distributed Microarchitecture - Morano (2002)
(Correct)
Similar documents based on text: More All
0.4: Improving the Accuracy of Indirect Branch Prediction via.. - Kalamatianos, Kaeli (1999)
(Correct)
0.4: Loop Termination Prediction - Sherwood, Calder (2000)
(Correct)
0.3: Improving the Accuracy of Indirect Branch Predication via.. - Kalamatianos, Kaeli (1998)
(Correct)
Related documents from co-citation: More All
2: TMSCxx DSP Family (context) - TMS, Family - 1998
2: Multipleblock ahead branch predictors
- Seznec, Jourdan et al. - 1996
2: Control speculation in multithreaded processors through dynamic loop detection
- Tubella, Gonzalez - 1998
BibTeX entry: (Update)
M. R. de Alba and D. R. Kaeli. Runtime Predictability of Loops. In IEEE Computer Society, editor, Proc. of the 4th Annual IEEE International Workshop on Workload Characterization, pages 91--98, Austin, TX, December 2001. http://citeseer.ist.psu.edu/dealba01runtime.html More
@misc{ alba01runtime,
author = "M. de Alba and D. Kaeli",
title = "Runtime Predictability of Loops",
text = "M. R. de Alba and D. R. Kaeli. Runtime Predictability of Loops. In IEEE
Computer Society, editor, Proc. of the 4th Annual IEEE International Workshop
on Workload Characterization, pages 91--98, Austin, TX, December 2001.",
year = "2001",
url = "citeseer.ist.psu.edu/dealba01runtime.html" }
Citations (may not include all citations):
386
Atom: a system for building customized program analysis tool.. (context) - Srivastava, Eustace - 1994
353
Software pipelining: An effective scheduling technique for V.. (context) - Lam - 1988 ACM DBLP
241
A study of branch prediction strategies (context) - Smith - 1981 ACM DBLP
185
Branch prediction strategies and branch target buffer design (context) - Lee, Smith - 1984
162
Improving data locality with loop transformations
- McKinley, Carr et al. - 1996 ACM DBLP
146
A comparison of dynamic branch predictors that use two level..
- Yeh, Patt - 1993 ACM DBLP
110
Improving the accuracy of dynamic branch prediction using br.. (context) - Pan, So et al. - 1992 ACM DBLP
59
Branch history table prediction of moving target branches du.. (context) - Kaeli, Emma - 1991 ACM DBLP
35
An analysis of dynamic branch prediction schemes on system w..
- Gloy, Young et al. - 1996 ACM
18
Compiler code transformations for superscalar-based high-per..
- Mahlke, Chen et al. - 1992
15
Control speculation in multithreaded processors through dyna..
- Tubella, Gonzalez - 1998 ACM DBLP
15
Improving instruction-level parallelism by loop unrolling an..
- Davidson, Jinturkar - 1995
13
Improving the accuracy of historybased branch prediction
- Kaeli, Emma - 1997
8
Dynamic characteristics of loops (context) - Kobayashi - 1984 DBLP
4
Ipc in the 10's via resource flow computing with levo (context) - Uht, Morano et al.
4
Loop termination prediction
- Sherwood, Calder - 2000 ACM DBLP
3
Dependence speculative multithreaded architecture (context) - Gonzalez, Marcuello - 1998
3
A study of loop unrolling for vliwbased dsp processor
- Sair, Kaeli - 1998
Documents on the same site (http://www.ece.neu.edu/students/mdealba/publicaciones-e.html): More
Characterization and Evaluation of Hardware Loop Unrolling - Marcos De Alba
(Correct)
Path-based Hardware Loop Prediction - de Alba, Kaeli
(Correct)
Realizing High IPC Using Time-Tagged Resource-Flow.. - Uht, Khalafi, Morano.. (2002)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC