(Enter summary)
Abstract: In this paper we study and compare the performance
of FPGA-based implementations of the #ve #-
nal AES candidates #MARS, RC6, Rijndael, Serpent,
and Two#sh#. FPGAs seem to match extremely well
with the operations required by the #nal candidates.
Among the various time-space implementation tradeo
#s, we focused primarily on time performance. The
time performance metrics are throughput and latency.
Throughput corresponds to the amount of data processedper
time unit while latency is the time... (Update)
Similar documents based on text: More All
0.5: A Comparative Study of Performance of AES Final.. - Dandalis, Prasanna.. (2000)
(Correct)
0.4: Run-time Performance Optimization of an FPGA-based.. - Dandalis, Prasanna, .. (2001)
(Correct)
0.4: An Adaptive Cryptographic Engine for IPSec Architectures - Dandalis, Prasanna, al. (2000)
(Correct)
Related documents from co-citation: More All
15: An FPGA Implementation and Performance Evaluation of the CAST-256 Block Cipher
- Elbirt - 1999
8: Hardware performance simulations of Round 2 Advanced Encryption Standard algorit.. (context) - Weeks, Bean et al.
8: A comparison of the AES candidates amenability to FPGA implementation (context) - Weaver, Wawrzynek - 2000
BibTeX entry: (Update)
A. Dandalis, V. K. Prasanna, and J. D. P. Rolim, "A Comparative Study of Performance of AES Final Candidates Using FPGAs," in Workshop on Cryptographic Hardware and Embedded Systems - CHES '00 (C . Koc and C. Paar, eds.), (Worcester, Massachusetts, USA), Springer-Verlag, August 2000. http://citeseer.ist.psu.edu/dandalis00comparative.html More
@article{ dandalis01comparative,
author = "Andreas Dandalis and Viktor K. Prasanna and Jose D. P. Rolim",
title = "A Comparative Study of Performance of {AES} Final Candidates Using {FPGAs}",
journal = "Lecture Notes in Computer Science",
volume = "1965",
pages = "125--??",
year = "2001",
url = "citeseer.ist.psu.edu/dandalis00comparative.html" }
Citations (may not include all citations):
1
Workshop on Cryptographic Hardware and Embedded Systems (context) - for - 1999
1
AES Proposal (context) - for, Encryption - 1998
1
Programming using Self-Recon#gurable FPGAs (context) - Self, FPGAs et al. - 1999
1
IEEE Symposium on FPGAs for Custom Computing Machines (context) - for, on et al. - 1999
1
IEEE Design & Test of Computers (context) - Tutorial - 1996
1
Mapping for Solving Graph Problems on Recon#gurable Devices (context) - California, Dandalis et al. - 1999
1
The RC6 TM Block Cipher (context) - Yin - 1998
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://csrc.nist.gov/encryption/aes/round2/conf3/aes3agenda.html): More
Efficiency Testing of ANSI C Implementations of Round 2 Candidate.. - III (2000)
(Correct)
Speeding up Serpent - Osvik (2000)
(Correct)
A comparison of AES candidates on the Alpha 21264 - Weiss, Binkert (2000)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC