William J. Dally, Andrew Chang  Home/Search
Context Related
| stanford.edu/pub/publicatio...dac00.pdf sigda.org/Archives/Proceedin...39_2.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: stanford.edu/cva_publications (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Custom design, in which the designer controls the physical structure of the chip, can greatly improve the speed, power, and delay of an ASIC chip without affecting design time. Through floorplanning and tiling data paths, the designer places the critical wires first, before the logic is placed. Crafted datapath cells structure wiring at the other end of the spectrum by keeping local wires short enabling the use of minimum sized drivers. Routing the wires first gives early visibility of timing... (Update)
Cited by: More
Optimality and Scalability Study of Existing Placement.. - Chang, Cong, Romesis, Xie (2004) (Correct)
A Design Environment for High-Throughput - Low-Power Dedicated Signal (Correct)
Spatial Computation - Mihai Budiu Girish (2004) (Correct)
Active bibliography (related documents): More All
0.2: The VLSI Implementation and Evaluation of Area- and.. - Khailany (2003) (Correct)
0.2: Closing the Gap Between ASIC and Custom: An ASIC Perspective - Chinnery, Keutzer (2000) (Correct)
0.1: VLSI Datapath Choices: Cell-Based Versus Full-Custom - Chang (1998) (Correct)
Similar documents based on text: More All
0.4: VLSI Design and Verification of the Imagine Processor - Khailany, Dally, Chang.. (2002) (Correct)
0.2: A Semi-custom Design Flow in High-performance Microprocessor.. - Northrop, Lu (2001) (Correct)
0.1: Migration in Single Chip Multiprocessors - Kelly Shaw And (2002) (Correct)
Related documents from co-citation: More All
8: Routability driven white space allocation for fixed-die standard-cell placement - Yang, Choi et al. - 2002
8: Optimality, Scalability and Stability Study of Partitioning and Placement Algori.. - Cong, Romesis et al.
8: Generic global placement and floorplanning - Eisenmann, Johannes - 1998
BibTeX entry: (Update)
W.J. Dally and A. Chang, "The role of custom design in ASIC chips," in Proc. 37th IEEE/ACM Design Automation Conference, pp. 643--647, 2000. http://citeseer.ist.psu.edu/dally00role.html More
@inproceedings{ dally00role,
author = "William J. Dally and Andrew Chang",
title = "The role of custom design in {ASIC} Chips",
booktitle = "Design Automation Conference",
pages = "643-647",
year = "2000",
url = "citeseer.ist.psu.edu/dally00role.html" }
Citations (may not include all citations):58 Digital Systems Engineering (context) - WILLIAM, POULTON - 1998
7 SRT Division Architectures and Implementations - DAVID, OBERMAN et al. - 1997
6 The MIT Multi-ALU Processor (context) - STEPHEN, DALLY et al. - 1997
4 VLSI Datapath Choices: Cell-Based Versus FullCustom - ANDREW - 1998
1 High-Perfomance Microprocessor Design (context) - PAUL, BOWHILL et al. - 1998
1 ASIC Databook (context) - CORPORATION - 2000
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://cva.stanford.edu/cva_publications.html): More
An Assembler and Linker System for the M-Machine Software Project - Gurevich (1994) (Correct)
Fast Thread Communication and Synchronization Mechanisms for a.. - Keckler (1998) (Correct)
Efficient, Protected Message Interface in the MIT.. - Lee, Dally, Keckler.. (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC