|
2317
|
Graph-Based Algorithms for Boolean Function Manipulation
– Bryant
- 1986
|
|
549
|
Model Checking and Abstraction
– Clarke, Grumberg, et al.
|
|
217
|
Automatic verification of pipelined microprocessor control
– Burch, Dill
- 1994
|
|
207
|
Symbolic model checking for sequential circuit verification
– Burch, Clarke, et al.
- 1994
|
|
118
|
Implicit state enumeration of finite state machines using BDD's
– Touati, Savoj, et al.
|
|
116
|
Expressing interesting properties of programs in propositional temporal logic
– Wolper
- 1986
|
|
99
|
Verification of sequential machines using Boolean functional vectors
– Coudert, Berthet, et al.
- 1989
|
|
94
|
A unified framework for the formal verification of sequential circuits
– Coudert, Madre
- 1990
|
|
86
|
Model checking, abstraction and compositional verification
– Long
- 1993
|
|
74
|
Algorithms for discrete function manipulation
– Srinivasan, Kam, et al.
- 1990
|
|
72
|
Analysis of discrete event coordination
– Kurshan
|
|
59
|
FM8501: A Verified Microprocessor
– Hunt
- 1985
|
|
48
|
Efficient model checking by automated ordering of transition relation partitions
– Geist, Beer
- 1994
|
|
43
|
Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation
– Bryant, Beatty, et al.
- 1991
|
|
43
|
Effective theorem proving for hardware verification
– Cyrluk, Rajan, et al.
- 1994
|
|
41
|
Multi-Level Verification of Microprocessor-Based Systems
– Joyce
- 1989
|
|
35
|
Reducing BDD size by exploiting functional dependencies
– Hu, Dill
- 1993
|
|
29
|
Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation and Temporal Logic
– Bose, Fisher
- 1989
|
|
26
|
Hardware verification using HigherOrder Logic
– Camilleri, Gordon, et al.
- 1986
|
|
18
|
Proving a computer correct in higher order logic
– Joyce, Birtwistle, et al.
- 1986
|
|
14
|
ATPG aspects of FSM verification
– Cho, Hachtel, et al.
- 1990
|
|
11
|
Description and Verification of RTL Designs using Multiway Decision Graphs
– Zhou, Song, et al.
- 1995
|
|
7
|
An extended OBDD representation for extended FSMs
– Langevin, Cerny
- 1994
|
|
6
|
SFG-Tracing: A methodology for the automatic verification of MOS transistor level implementations from high level behavioral specifications
– Claesen, Proesmans, et al.
- 1991
|
|
6
|
Automated high-level verification against clocked algorithmic specifications
– Corella
- 1993
|
|
6
|
Automated verification of behavioral equivalence for microprocessors
– Corella
- 1994
|
|
6
|
Verification of processor-like circuits
– Langevin, Cerny
- 1991
|
|
4
|
A new method for verifying sequential circuits
– Supowit, Friedman
- 1986
|
|
3
|
Comparing generic state machines
– Langevin, Cerny
- 1991
|
|
3
|
Systemes num'eriques cabl'es et microprogramm'es
– Stauffer
- 1989
|
|
2
|
Automatic generation and verification of sufficient correctness properties for synchronous processors
– Aelten, Liao, et al.
- 1992
|
|
2
|
Symbolic verification of sequential circuits synthesized with CALLAS
– Payer, Filkorn, et al.
- 1992
|
|
1
|
What holds in a context
– Corella
- 1993
|
|
1
|
Appendix B: Details of the MDG algorithms. Available electronically from the University of Montreal, see http://www.iro.umontreal.ca/labs/lasso/mdgverif/ mdgverif eng.html
– Corella, Zhou, et al.
|
|
1
|
RTL design verification by making use of datapath information
– Fujita
- 1992
|
|
1
|
Partitioning transition relations efficiently and automatically
– Zhou, Song, et al.
- 1995
|
