USAMI, K., IGARASHI, M., MINAMI, F., ISHIKAWA, T., KANAZAWA, M., ICHIDA, M., AND NOGAMI, K. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. J. Solid-State Circ. 33, 3, 463--472. Home/Search Document Not in Database Context Related Articles Check |
This paper is cited by the following papers:
First 50 documents
Power Minimization under QoS Constraints - Jennifer Wong Gangqu (2002) (Correct)
Future Performance Challenges in Nanometer Design - Sylvester, Kaul (2001) (1 citation) (Correct)
Leakage-Biased Domino Circuits for Dynamic Fine-Grain Leakage.. - Heo, Asanovic (2002) (2 citations) (Correct)
On Gate Level Power Optimization Using Dual-Supply Voltages - Chen, Srivastava.. (2001) (3 citations) (Correct)
Slack Equalization Algorithm: Precise Slack Distribution for .. - Chen, Sarrafzadeh (1999) (2 citations) (Correct)
Provably Good Algorithm for Low Power Consumption with Dual.. - Chen, Sarrafzadeh (1999) (1 citation) (Correct)
Optimal Simultaneous Module and - Multivoltage Assignment For (Correct)
Low-Power FPGA Using - Pre-Defined Dual-Vdd Dual-Vt (Correct)
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).. - Fujio Ishihara Farhana (Correct)
Minimum-Power Retiming for Dual-Supply CMOS Circuits - Farhana Sheikh Farhana (2002) (Correct)
High-Efficiency Multiple-Output DC-DC Conversion for .. - Dancy.. (2000) (1 citation) (Correct)
A Reconfigurable Dual Output Low Power Digital PWM Power.. - Abram Dancy Anantha (1998) (1 citation) (Correct)
Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics - Li, Lin, He, Cong (2004) (1 citation) (Correct)
Layout Techniques Supporting the Use of Dual Supply.. - Shan-Jih Shieh.. (Correct)
Energy and Transient Power Minimization during Behavioral Synthesis - Mohanty (2003) (Correct)
Energy and Transient Power Minimization during Behavioral Synthesis - Mohanty (2003) (Correct)
Pushing ASIC Performance in a Power Envelope - Puri, Stok, Cohn, Kung, Pan.. (2003) (8 citations) (Correct)
Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics - Li, Lin, He, Cong (2004) (1 citation) (Correct)
A Survey of Design Techniques for System-Level Dynamic .. - Benini, Bogliolo, De.. (2000) (32 citations) (Correct)
An Effective Algorithm for Gate-Level Power-Delay Tradeoff.. - Chen, Sarrafzadeh (1999) (1 citation) (Correct)
Power Optimization of Delay Constrained Circuits - Anshuman Nayak Malay (Correct)
Power Reduction by Simultaneous Voltage Scaling and Gate Sizing - Chen, Sarrafzadeh (2000) (Correct)
Power Optimization of Delay Constrained Circuits - Nayak, Haldar, Banerjee.. (Correct)
Power Optimization Of Delay Constrained Circuits - Anshuman Nayak Malay (Correct)
Design Methodology of Ultra Low-power MPEG4 Codec Core.. - Kimiyoshi Usami.. (1998) (3 citations) Self-citation (Usami) (Correct)
First 50 documents
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC