A. Abnous, K. Seno, Y. Ichikawa, M. Wan, and J. Rabaey, "Evaluation of a Low-Power Reconfigurable DSP Architecture," Proceedings of the Reconfigurable Architectures Workshop, pp. 55-60, 1998. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
Reconfigurable Hardware in Wearable Computing Nodes - Plessl, Enzler, Walder.. (2002) (5 citations) (Correct)
The Design of a System Architecture for Mobile Multimedia Computers - Havinga (2000) (Correct)
Embedded System Architectures - Ernst (1998) (2 citations) (Correct)
Moby Dick, on the design of a Swiss-army knife of computing - Havinga (Correct)
Reconfigurable Processors for High-Performance, Embedded.. - Paul Graham And (Correct)
Reconfigurable Mobile Multimedia Systems - Smit, Bos, Havinga, Smit (Correct)
Periodic Real-Time Scheduling for FPGA Computers - Danne, Platzner (2005) (Correct)
A Low-Power Accelerator for the SPHINX 3 Speech Recognition.. - Mathew, Davis, Fang (2003) (1 citation) (Correct)
Some Design Rules to Reduce Power in Microprocessors Systems - Gonzlez De Rivera (Correct)
A Gaussian Probability Accelerator for SPHINX 3 - Mathew, Davis, Fang (2003) (Correct)
A Gaussian Probability Accelerator for SPHINX 3 - Mathew, Davis, Fang (2003) (Correct)
The Case for Reconfigurable Hardware in Wearable.. - Plessl, Enzler, Walder, .. (2003) (3 citations) (Correct)
Unknown - The Pleiades Architecture Self-citation (Abnous Wan Rabaey) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC