M. D. Thistle and B. J. Smith. A processor architecture for horizon. In Supercomputing '88, pages 35--41, November 1988. Home/Search Document Not in Database Context Related Articles Check |
This paper is cited by the following papers:
First 50 documents
Dynamically Scheduled VLIW Processors - Rau (1993) (26 citations) (Correct)
On the Performance of A Multi-Threaded RISC Architecture - Lindsay, Preiss (1993) (Correct)
Performance Tradeoffs In Multithreaded Processors - Agarwal (1991) (38 citations) (Correct)
Design Parameters for Distributed PIM Memory Systems - Murphy (2000) (Correct)
Evaluation of a Coherence Protocol for Eliminating Passive.. - Giorgi (1999) (Correct)
Design Parameters for Distributed PIM Memory Systems - Murphy (2000) (Correct)
Explicit Dynamic Scheduling: A Practical Micro-Dataflow.. - Beckmann.. (1993) (Correct)
Reducing The Impact Of Register Pressure On Software Pipelined Loops - Llosa (1996) (8 citations) (Correct)
Bandwidth-Optimal Complete Exchange on Wormhole-Routed.. - Tseng, Lin, Gupta, Panda (1997) (6 citations) (Correct)
Synchronization and Pipeline Design for a Multithreaded Massively.. - Sakai (1992) (2 citations) (Correct)
Models Of Communication Latency In Shared Memory.. - Gregory Byrd December (1993) (1 citation) (Correct)
TTAs: Missing the ILP complexity wall - Corporaal (1999) (3 citations) (Correct)
Code Generation For Transport Triggered Architectures - Corporaal, Hoogerbrugge (1995) (4 citations) (Correct)
Processor Design Issues for Parallel Machines - Carl Beckmann (Correct)
Asynchrony in parallel computing: From dataflow to.. - Silc, Robic, Ungerer (1997) (2 citations) (Correct)
SMALL: A Scalable Multithreaded Architecture to Exploit.. - Govindarajan, Nemawarkar (1992) (1 citation) (Correct)
Future Branches -- Beyond Speculative Execution - Bill Appelbe (1 citation) (Correct)
Analysis of Multithreaded Architectures for Parallel.. - Saavedra-Barrera.. (Correct)
PUMP: A New Architecture for Multithreaded Processors - Bradford (Correct)
Subtorii Allocation Strategies for Torus Connected Networks - Gupta, Srimani (1997) (Correct)
Code Generation For Transport Triggered Architectures - Corporaal, Hoogerbrugge (1995) (4 citations) (Correct)
Exploiting Thread-Level Parallelism On . . . - Lo (1998) (Correct)
Hardware and Software Mechanisms for Multithreading in.. - Bradford (2001) (Correct)
CHESS: Retargetable Code Generation For Embedded DSP Processors - Lanneer, al. (1995) (37 citations) (Correct)
The Tera Computer System - Alverson, Callahan, Cummings.. (1990) (349 citations) Self-citation (Smith) (Correct)
First 50 documents
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC