QUACH, N., AND FLYNN, M. Design and implementation of the SNAP floating-point adder. Tech. Rep. CSL-TR-91-501, Stanford University, December 1991. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
An IEEE Floating-Point Adder Design Optimized For Speed - Seidel, Even (1999) (Correct)
Reduced Latency IEEE Floating-Point Standard Adder.. - Beaumont-Smith.. (Correct)
Multilevel Reverse--Carry Addition: Single And Dual Adders - Bruguera Dept Electronic (2000) (Correct)
Multilevel Reverse Most-Significant-Carry Computation - Bruguera, Lang (2000) (Correct)
Design Issues In High Performance Floating Point Arithmetic Units - Oberman (1996) (7 citations) (Correct)
Verification of Floating-Point Adders - Chen, Bryant (1998) (6 citations) (Correct)
Leading-One Prediction With Concurrent Position Correction.. - Bruguera, Lang (1998) (2 citations) (Correct)
Floating Point Adder/Subtractor Performing IEEE Rounding .. - Park, Lee, Kwon, Han.. (1996) (1 citation) (Correct)
Verification of Floating-Point Adders - Chen, Bryant (1998) (6 citations) (Correct)
Leading-One Prediction With Concurrent Position Correction - Bruguera, Lang (1998) (2 citations) (Correct)
Verification of Floating-Point Adders - Yirng-An Chen And (1998) (6 citations) (Correct)
A Variable Latency Pipelined Floating-Point Adder - Stuart Oberman And (1996) (5 citations) Self-citation (Flynn) (Correct)
A Variable Latency Pipelined Floating-Point Adder - Oberman, Flynn (1996) (5 citations) Self-citation (Flynn) (Correct)
Reducing The Latency Of Floating-Point Arithmetic Operations - Quach (1993) (4 citations) Self-citation (Quach) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC