J. Bradley Chen, Anita Borg, and Norman P. Jouppi. A simulation based study of TLB performance. In Proc. 19th ISCA. ACM, 1992. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
First 50 documents Next 50
Legba: Fast Hardware Support for Fine-Grained Protection - Wiggins, Winwood, Tuch.. (2003) (1 citation) (Correct)
Itanium Page Tables and TLB - Chapman, Wienand, Heiser (2003) (Correct)
Enhancing IA-64 Memory Management - Au, Heiser (2000) (Correct)
Characterizing the d-TLB Behavior of SPEC CPU2000 Benchmarks - Kandiraju, Sivasubramaniam (2002) (Correct)
The Impulse Memory Controller - Lixin Zhang Zhen (2001) (4 citations) (Correct)
Reevaluating Online Superpage Promotion with Hardware Support - Zhen Fang Lixin (2001) (3 citations) (Correct)
WCDRAM: A fully associative integrated Cached-DRAM with wide.. - Kedem, Koganti (1997) (1 citation) (Correct)
Virtual Memory In A 64-Bit Microkernel - Elphinstone (1999) (1 citation) (Correct)
Multi-Dimensional Translation Lookaside Buffers - Channon, Koch (1996) (1 citation) (Correct)
Attribute Caches - Richardson, Flynn (1995) (Correct)
A Comparison of Online Superpage Promotion Mechanisms - Fang, Zhang (1999) (Correct)
Memory Reference Locality and Periodic Relocation in Main.. - Oksanen, Malmi (Correct)
Memory Reference Locality and Periodic Relocation in Main.. - Kenneth Oksanen Lauri (Correct)
I/O Component Characterization for I/O Cache Designs - Richardson (Correct)
Increasing TLB Reach Using Superpages Backed by Shadow Memory - Swanson, Stoller, Carter (1998) (22 citations) (Correct)
Tradeoffs in the Design of Single Chip Multiprocessors - Albonesi, Koren (1994) (Correct)
Issues in Implementing Virtual Memory - Elphinstone, Russell, Heiser (Correct)
Improving TLB performance - Youxin Gao (Correct)
Efficient Address Translation Simulation - Channon, Koch, Hannaford (1995) (Correct)
Improving TLB Miss Handling with Page Table Pointer Caches - Wu, Zwaenepoel (1997) (Correct)
Improving the Address Translation Performance of Widely Shared .. - Yousef Khalidi (1995) (3 citations) (Correct)
Reducing TLB and Memory Overhead Using Online Superpage .. - Romer, Ohlrich.. (1995) (26 citations) (Correct)
Experimental Methodology: Issues and Practice - David Channon (Correct)
Design Tradeoffs for Software-Managed TLBs - Uhlig, Nagle, Stanley, Mudge.. (1993) (62 citations) (Correct)
TSF: An Object Oriented Address Translation Simulation Framework - David Channon (1996) (Correct)
High-Bandwidth Address Translation for Multiple-Issue Processors - Austin, Sohi (1996) (11 citations) (Correct)
Using Virtual Memory to Improve Cache and TLB Performance - Romer (1998) (3 citations) (Correct)
Hardware And Software Mechanisms For Reducing Load Latency - Austin (1996) (1 citation) (Correct)
Software-Managed Address Translation - Jacob, Mudge (1997) (19 citations) (Correct)
Design Tradeoffs for Software-Managed TLBs - Nagle, Uhlig, Stanley, Mudge.. (1993) (62 citations) (Correct)
Computer architecture research in the Dept. of Computer.. - Channon, Koch, Hannaford (Correct)
A Caching Model of Operating System Kernel Functionality - Cheriton, Duda (1994) (57 citations) (Correct)
Improving the Address Translation Performance of Widely.. - Khalidi, Talluri (1995) (3 citations) (Correct)
An Efficient Technique for Tracking Nondeterministic Execution .. - Elnozahy May (1995) (Correct)
Implementation of Multiple Pagesize Support in HP-UX - Subramanian, Mather.. (1998) (6 citations) (Correct)
TSF: An Object Oriented Address Translation Simulation Framework - David Channon (1996) (Correct)
Legba: Fast Hardware Support for Fine-Grained Protection - Wiggins, Winwood, Tuch.. (2003) (1 citation) (Correct)
Legba: Fast Hardware Support for Fine-Grained Protection - Wiggins, Winwood, Tuch.. (2003) (1 citation) (Correct)
A Selectively Accessing TLB for High Performance and Lower.. - Consumption Jung-Hi Min (2002) (Correct)
Instruction History Management for High-Performance Microprocessors - Bhargava (2003) (Correct)
Transparent Operating System Support for Superpages - Navarro (2002) (4 citations) (Correct)
A Survey on the Interaction between Caching, Translation and.. - Wiggins (2003) (Correct)
Level Two Translation Lookaside Buffers - Callaghan, Hoque, Rotenberg (1995) (Correct)
Options for Dynamic Address Translation in COMAs - Qiu, Dubois (1998) (7 citations) (Correct)
Virtual Memory Support for Multiple Pages - Khalidi, Talluri, Nelson, Williams (1993) (1 citation) (Correct)
Virtual Memory Support for Multiple Page Sizes - Khalidi, Talluri, Nelson.. (1993) (21 citations) (Correct)
Trap-driven Memory Simulation - Uhlig (1995) (2 citations) Self-citation (Chen) (Correct)
The Impact of Software Structure and Policy on CPU and Memory.. - Chen (1994) (5 citations) Self-citation (Chen Borg) (Correct)
Memory Behavior of an X11 Window System - Chen (1994) (7 citations) Self-citation (Chen) (Correct)
Software Methods for System Address Tracing: Implementation.. - Chen, Wall, Borg (1994) (4 citations) Self-citation (Chen Borg) (Correct)
First 50 documents Next 50
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC