T. Isshiki and W. Dai. High-level bit-serial datapath synthesis for multi-FPGA systems. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, pages 167--173, Monterey, CA, February 1996. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
Adaptive Explicitly Parallel Instruction Computing - Talla (2000) (4 citations) (Correct)
Reconfigurable Architectures and General-Purpose Computing in the.. - DeHon (1996) (Correct)
Reconfigurable Architectures for General-Purpose Computing - DeHon (1996) (55 citations) (Correct)
Software Technologies for Reconfigurable Systems - Hauck, Agarwal (1996) (2 citations) (Correct)
A Universal Pezaris Array Multiplier Generator for SRAM-Based.. - Stohmann, Barke (1997) (Correct)
FPGA-Based Digit-Serial CSD FIR Filter For Image Signal.. - Lee, Chung, Sobelman (Correct)
Fpga-Based Fir Filters Using Digit-Serial Arithmetic - Hanho Lee (1997) (2 citations) (Correct)
Comparing Computing Machines - DeHon (1998) (4 citations) (Correct)
Adaptive Explicitly Parallel Instruction Computing - Surendranath Talla Of (2000) (4 citations) (Correct)
Comparing Computing Machines - DeHon (1998) (4 citations) (Correct)
High-Performance Bit-Serial Datapath Implementation for.. - Isshiki (1996) (1 citation) Self-citation (Isshiki) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC