J. Cong and Y. Ding, "On nominal delay minimization in LUT-based FPGA technology mapping," Integration---The VLSI J., vol. 18, pp. 73--94, 1994. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
Parallel Performance Directed Technology Mapping for FPGA - Lemarchand (Correct)
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED.. - With Efficient Initial Self-citation (Cong) (Correct)
On Nominal Delay Minimization in LUT-Based FPGA Technology.. - Jason Cong And Self-citation (Cong Ding) (Correct)
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED.. - Darko Kirovski Member Self-citation (Cong) (Correct)
Optimal FPGA Mapping and Retiming with Efficient Initial State.. - Cong, Wu (1998) (3 citations) Self-citation (Cong) (Correct)
Structural Gate Decomposition for Depth-Optimal Technology.. - Cong, Hwang (1996) (1 citation) Self-citation (Cong) (Correct)
On Nominal Delay Minimization in LUT-Based FPGA Technology Mapping - Cong, Ding (1994) (1 citation) Self-citation (Cong Ding) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC