Y. Aimoto et al., "A 7.68 GIPS 3,84 GB/s 1W Parallel Image Processing RAM Integrating a 16 Mb DRAM and 128 Processors," Dig. Technical Papers, 1996 IEEE Int'l Solid-State Circuits Conf., IEEE, 1996, pp. 372-373, 476. Home/Search Document Not in Database Context Related Articles Check |
This paper is cited by the following papers:
System Design for a Computational-RAM Logic-In-Memory.. - Nyasulu (1999) (Correct)
A Case for Intelligent RAM: IRAM - Patterson, Anderson, Cardwell.. (1997) (48 citations) (Correct)
SIMD Processor Arrays for Image and Video Processing: A.. - Le, Snelgrove, Panchanathan (1998) (1 citation) (Correct)
A Case for Intelligent RAM - Patterson, al. (1997) (39 citations) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC