Jan Rabaey, "Digital Integrated Circuits: A Design Perspective," Prentice Hall, 1996. Home/Search Document Not in Database Context Related Articles Check |
This paper is cited by the following papers:
First 50 documents Next 50
The Challenges and Opportunities of Nanoelectronics - Seth Copen Goldstein (Correct)
Figure 13. Decoupling Capacitance Hierarchy - Board Power Supply (Correct)
A Leakage-aware Low Power Technology Mapping - Algorithm Considering The (Correct)
Technology Mapping for Low Leakage Power and High.. - Effect Consideration .. (Correct)
Minimum-Power Retiming for Dual-Supply CMOS Circuits - Farhana Sheikh Farhana (2002) (Correct)
Instruction Level and Operating System Profiling for.. - Sinha, Ickes.. (2003) (Correct)
Overview of Nanoelectric Devices - Goldhaber-Gordon, Montemerlo, Love.. (1997) (Correct)
A Micropower Programmable DSP Using Approximate Signal.. - Amirtharajah.. (2004) (Correct)
A Low-Power Content-Addressable Memory (CAM) Using.. - Pagiamtzis.. (2004) (Correct)
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI).. - Deep Submicron Noise (Correct)
A Clock Power Model to Evaluate Impact of.. - Duarte.. (2002) (1 citation) (Correct)
RuDRA: A Reactive Dissipation Reducing Architecture - Rodrigues (2003) (Correct)
Novel Hardware Implementation for Fast Address Lookups - Mehrotra, Franzon (Correct)
Asynchronous DRAM Design and Synthesis - Virantha Ekanayake And (2003) (Correct)
Data-Parallel Digital Signal Processors: Algorithm Mapping.. - Rajagopal (2004) (Correct)
Energy and Transient Power Minimization during Behavioral Synthesis - Mohanty (2003) (Correct)
Reconfigurable Stream Processors for Wireless Base-Stations - Sridhar Rajagopal Sridhar (2003) (Correct)
Adaptive Digital Compensation of Analog Circuit Imperfections for.. - Kiss (1999) (Correct)
Analytical Estimation Of Propagation Delay And Short-Circuit.. - Nikolaidis, al. (1999) (Correct)
Designing Scalable Wireless Application-specific Processors - Sridhar Rajagopal Sridhar (Correct)
Noise-Constrained Performance Optimization by Simultaneous.. - Jiang, Jou, Chang (1999) (1 citation) (Correct)
Interconnect-aware High-level Synthesis for Low Power - Lin Zhong And (2002) (2 citations) (Correct)
MOS Current Mode Logic for Low Power, Low Noise - Cordic Computation In Self-citation (Rabaey) (Correct)
IEEE TRANSACTIONS ON MAGNETICS, VOL. 40, NO. 1, JANUARY.. - Magnetic Recording Rob Self-citation (Nikolic) (Correct)
Low Power Architectural Design Methodologies - Landman (1994) (22 citations) Self-citation (Rabaey) (Correct)
First 50 documents Next 50
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC