R. E. Bryant. A methodology for hardware verification based on logic simulation. Journal of the ACM, 38(2):299--328, April 1991. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
Using Synchronized Transitions for Simulation and Timing.. - Greenstreet (1991) (Correct)
Automatic Formal Verification of DSP Software - Currie, Hu, Rajan (2000) (3 citations) (Correct)
Large-Scale Hardware Simulation: Modeling and Verification.. - Clark (1990) (Correct)
A Methodology for Formal Hardware Verification, with Application.. - Beatty (1993) (11 citations) (Correct)
A Methodology for Formal Hardware Verification, with Application.. - Beatty (1993) (11 citations) (Correct)
Formal Hardware Verification By Symbolic Trajectory Evaluation - Jain (1997) (9 citations) (Correct)
High Performance BDD Package Based on Exploiting Memory Hierarchy - Rajeev Ranjan (1996) (16 citations) (Correct)
Formal Hardware Verification with BDDs: An Introduction - Hu (1997) (3 citations) (Correct)
Binary Decision Diagrams on Network of Workstations - Rajeev Ranjan (1996) (7 citations) (Correct)
A Method for Automatic Design Error Location and Correction.. - Wahba, Borrione (1996) (6 citations) (Correct)
High Performance BDD Package By Exploiting Memory Hierarchy - Jagesh Sanghavi (1996) (9 citations) (Correct)
Parametric Circuit Representation Using Inductive Boolean.. - Gupta, Fisher (1993) (19 citations) (Correct)
Design Error Diagnosis in Logic Circuits using Ternary Test.. - Wahba, Déharbe (1993) (Correct)
Cutpoints for Formal Equivalence Verification - Of Embedded Software (2005) (Correct)
Towards a Verification Technique for Large Synchronous.. - Jain, Kudva.. (1992) (2 citations) (Correct)
An Optimized Symbolic Bounded Model Checking Engine Rachel.. - Rachelt Il Ibm (Correct)
Validation Tools for Complex Digital Designs - Ho (1996) (2 citations) (Correct)
Formal Verification by Symbolic Evaluation of.. - Trajectories Carl-Johan.. Self-citation (Bryant) (Correct)
Verifying a Static RAM Design - Logic Simulation Randal Self-citation (Bryant) (Correct)
Formal Verification of Memory Circuits - Switch-Level Simulation Randal Self-citation (Bryant) (Correct)
Digital Circuit Verification using Partially-Ordered State Models - Bryant, Seger (1994) (1 citation) Self-citation (Bryant) (Correct)
Formal Verification by Symbolic Evaluation of.. - Seger, Bryant (1993) (29 citations) Self-citation (Bryant) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC