26 citations found. Retrieving documents...
Pentium II Processor Specification Update. Intel Corporation.

 Home/Search   Document Not in Database   Context   Related Articles   Check  

This paper is cited by the following papers:

Modeling the Effect of Technology Trends on the.. - Shivakumar.. (2002)   (10 citations)  (Correct)
Modeling the Effect of Technology Trends on the.. - Shivakumar.. (2002)   (10 citations)  (Correct)
Proving the IEEE Correctness of Iterative Floating-Point.. - Cornea-Hasegan   (Correct)
Adaptive Line Size Cache - Tang, Veidenbaum, Nicolau, Gupta   (Correct)
An Accurate Time-management Unit for Real-time Processors - Kailas, Agrawala (1997)   (Correct)
A High-Level Language for Programming Complex Temporal.. - Chou, Huang, Fujita (1997)   (1 citation)  (Correct)
Adapting Cache Line Size to Application Behavior - Veidenbaum, Tang, Gupta.. (1999)   (16 citations)  (Correct)
Interleaved Sectored Caches: reconciling low tag volume and low.. - Seznec (1993)   (Correct)
Decoupled Sectored Caches: conciliating low tag implementation.. - Seznec (1994)   (13 citations)  (Correct)
A Framework For Using The Pentium's Performance Monitoring Hardware - Safford (1997)   (2 citations)  (Correct)
A Framework For Using The Pentium's Performance Monitoring Hardware - Safford (1997)   (2 citations)  (Correct)
A Framework For Using The Pentium's Performance Monitoring Hardware - Safford (1997)   (2 citations)  (Correct)
Interleaved Sectored Caches: reconciling low tag volume and low.. - Seznec (1993)   (Correct)
Coherence Controller Architectures for SMP-Based.. - Michael, Nanda, Lim.. (1997)   (15 citations)  (Correct)
Don't Use the Page Number, But a Pointer on It - Andre Seznec   (Correct)
Whole-Program Optimization of Object-Oriented Languages - Dean (1996)   (20 citations)  (Correct)
Temporal accuracy and modern high performance processors: A case.. - Kailas (1997)   (Correct)
Coherence Controller Architectures for SMP-Based.. - Michael, Nanda, Lim.. (1997)   (15 citations)  (Correct)
Critical Issues Regarding the Trace Cache Fetch Mechanism - Patel, Friendly, Patt (1997)   (29 citations)  (Correct)
Don't Use the Page Number, But a Pointer to It - Andr'e Seznec (1996)   (1 citation)  (Correct)
Message Passing Efficiency on Shared Memory Architectures - Thomas Radke University   (Correct)
FLECKmarks: Measuring Floating Point Performance using a FulL.. - Darcy, Gay   (Correct)
Virtual Memory in Contemporary Microprocessors - Jacob, Mudge (1998)   (11 citations)  (Correct)
Modeling the Impact of Device and Pipeline Scaling .. - Shivakumar.. (2002)   Self-citation (Processor)   (Correct)
Modeling the Impact of Device and Pipeline Scaling .. - Shivakumar.. (2002)   Self-citation (Processor)   (Correct)
Modeling the Impact of Device and Pipeline Scaling .. - Shivakumar.. (2002)   Self-citation (Processor)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC