M. C. McFarland, "Formal verification of sequential hardware: A tutorial," IEEE Transactions on Computer-Aided Design, vol. 12, pp. 633--653, May 1993. Home/Search Document Not in Database Context Related Articles Check |
This paper is cited by the following papers:
Power Minimisation Techniques for Testing Low Power VLSI Circuits - Nicolici (2000) (2 citations) (Correct)
Automated Pipeline Design - Kroening, Paul (2001) (1 citation) (Correct)
Superscalar Processor Validation at the Microarchitecture.. - Noppanunt Utamaphethai.. (1997) (Correct)
A Buffer-Oriented Methodology for Microarchitecture.. - Utamaphethai, Blanton, Shen (1999) (2 citations) (Correct)
Rapid Prototyping of Microelectronic Systems - Dollas, Babcock (1995) (2 citations) (Correct)
Functional Validation of System-level Loop.. - Cupák, Kulkarni.. (Correct)
Considerations on System-Level Behavioural and Structural.. - Ashenden, al. (1998) (Correct)
A Simple Theorem Prover Based on Symbolic Trajectory.. - Hazelhurst, Seger (1993) (8 citations) (Correct)
Compositional Model Checking Of Partially Ordered State Spaces - Hazelhurst (1996) (10 citations) (Correct)
High Level Modelling and Design of Asynchronous Interface.. - Yakovlev, Koelmans.. (1995) (3 citations) (Correct)
Multi-Level Prototyping for Real-Time Image.. - Kraljic, Verdier, .. (Correct)
Verity - a Formal Verification Program for Custom CMOS.. - Andreas Kuehlmann Arvind (1994) (12 citations) (Correct)
Models of Computation and Languages for Embedded System Design - Jantsch, Sander (2005) (Correct)
Verification of Loop Transformations for Complex Data.. - Applications Cupak.. (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC