R. Gupta and G. DeMicheli, "Hardware-software cosynthesis for digital systems," IEEE Design Test Comput. Mag., pp. 29--41, Oct. 1993. Home/Search Document Details and Download
Context Related Articles Check |
This paper is cited by the following papers:
First 50 documents Next 50
An Efficient Dynamic Memory Manager for Embedded Systems - Millberg (Correct)
System Modeling and Design Refinement in ForSyDe - Sander (2003) (Correct)
Multiobjective Synthesis of Low-Power Real-Time Distributed.. - Dick (2002) (1 citation) (Correct)
Verification of a complex SoC; the PRO³ case-study - Andritsopoulos.. (Correct)
A HW/SW Partitioning Algorithm for Dynamically Reconfigurable .. - Noguera, Badia (2001) (1 citation) (Correct)
Code placement in Hardware Software Co synthesis to improve.. - Parameswaran (2001) (Correct)
Unknown - Desc Hardware-Software Codesign (Correct)
System Level Design Using C++ - Verkest, Kunkel, Schirrmeister (2000) (Correct)
Integrated Hardware-Software Co-Synthesis and High-Level.. - Doboli (2001) (Correct)
Hardware-Software Co-Design of Embedded - Reconfigurable Architectures.. (2000) (Correct)
A Method To Derive Application-Specific Embedded - Processing Cores Olivier (2000) (Correct)
Short Papers - Techniques For Minimizing (1999) (1 citation) (Correct)
Dynamic Hardware/Software Partitioning: A First Approach - Greg Stitt Roman (2003) (2 citations) (Correct)
Partitioning Framework for Less Restricted Partitioning Problems - Oh, Ha (Correct)
Dynamic Hardware/Software Partitioning: A First Approach - Stitt, Lysecky, Vahid (2003) (2 citations) (Correct)
Protocol Selection and Interface Generation for HW-SW.. - Daveau, Marchioro.. (1997) (14 citations) (Correct)
Strategy For Power Efficient Design Of Parallel Systems - Danckaert, Masselos.. (Correct)
Strategy for Power Efficient Combined Task and.. - Danckaert.. (1999) (Correct)
Dynamic Hardware/Software Partitioning: A First Approach - Greg Stitt Roman (2003) (2 citations) (Correct)
Fast Performance Prediction for Periodic Task Systems - Xiaobo Sharon Hu (Correct)
A Detailed Cost Model for Concurrent Use With.. - Ragan, Sandborn, Stoaks (2002) (Correct)
Interface Synthesis using Memory Mapping for an FPGA Platform - Manev Luthra Sumit (2003) (2 citations) Self-citation (Gupta) (Correct)
Hardware and Interface Synthesis of FPGA Blocks.. - Gupta, Luthra.. Self-citation (Gupta) (Correct)
Specification and Analysis of Timing Constraints for.. - Gupta, De Micheli (1997) (3 citations) Self-citation (Gupta) (Correct)
Interface Synthesis using Memory Mapping for an FPGA.. - Luthra, Gupta, Dutt.. (2003) (2 citations) Self-citation (Gupta) (Correct)
First 50 documents Next 50
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC