R. Chou, K. Saluja, and V. Agrawal, Scheduling Tests for VLSI Systems Under Power Constraints, IEEE Transactions on VLSI Systems, Vol. 5, No. 2, pp. 175-185, June 1997. Home/Search Document Not in Database Context Related Articles Check |
This paper is cited by the following papers:
Minimizing Concurrent Test Time in SoC's by Balancing - Resource Usage Dan (Correct)
An Efficient Approach to SoC Wrapper Design, TAM.. - Pouget, Larsson.. (Correct)
JOURNAL OF ELECTRONIC TESTING: Theory and Applications.. - An Integrated Framework (Correct)
Test Cost Reduction for SOCs Using Virtual TAMs.. - Sehgal, Iyengar.. (2003) (Correct)
Power Constrained Preemptive TAM Scheduling - Erik Larsson And (2002) (1 citation) (Correct)
Scan Latch Partitioning into Multiple Scan Chains for.. - Nicolici, Al-Hashimi (2000) (3 citations) (Correct)
Power Minimisation Techniques for Testing Low Power VLSI Circuits - Nicolici (2000) (2 citations) (Correct)
Low-Power Scan Testing and Test Data Compression for.. - Chandra, Chakrabarty (2002) (4 citations) (Correct)
On Using Rectangle Packing for SOC Wrapper/TAM.. - Iyengar, Chakrabarty.. (2002) (3 citations) (Correct)
Wrapper/TAM Co-Optimization, Constraint-Driven Test.. - Iyengar.. (2002) (Correct)
Wrapper/TAM Co-Optimization, Constraint-Driven Test.. - Iyengar.. (2002) (Correct)
System-on-a-Chip Test Scheduling with Precedence.. - Iyengar, Chakrabarty (2002) (Correct)
Power Conscious Test Synthesis and Scheduling for BIST RTL.. - Nicola Nicolici And (2000) (3 citations) (Correct)
Multiple Scan Chains for Power Minimization During Test.. - Nicolici, Al-Hashimi (2002) (1 citation) (Correct)
A Technique for Test Infrastructure Design and Test Scheduling - Larsson, Peng (2000) (1 citation) (Correct)
Combining Low-Power Scan Testing and Test Data Compression .. - Chandra, Chakrabarty (2001) (4 citations) (Correct)
Power Conscious Test Synthesis and Scheduling for BIST RTL.. - Nicolici, Al-Hashimi (2000) (3 citations) (Correct)
Power Constrained Test Scheduling Using Power Profile.. - Rosinger, Al-Hashimi.. (2001) (1 citation) (Correct)
Scan Latch Partitioning into Multiple Scan Chains for.. - Nicolici, Al-Hashimi (2000) (3 citations) (Correct)
Minimisation of Power Dissipation During Test.. - Nicolici.. (2000) (1 citation) (Correct)
Precedence-Based, Preemptive, and Power-Constrained Test.. - Iyengar, Chakrabarty (2001) (5 citations) (Correct)
Minimized Power Consumption For Scan-Based BIST - Gerstendörfer, Wunderlich (1999) (11 citations) (Correct)
Minimized power consumption for scan-based BIST - Gerstendörfer, Wunderlich (1999) (11 citations) (Correct)
Hybrid BIST Optimization for - Core-Based Systems With (Correct)
Test Time Minimization for - Hybrid Bist With (Correct)
Power-Time Tradeoff in Test Scheduling for SoCs - Mehrdad Nourani And (2003) (Correct)
SoC Test Scheduling with Power-Time Tradeoff and Hot Spot.. - James Chin And (Correct)
A Set of Benchmarks for Modular Testing of SOCs - Marinissen (2002) (2 citations) (Correct)
SOC Test Planning Using Virtual Test Access Architectures - Sehgal, Iyengar, Chakrabarty (2004) (Correct)
Test Access Mechanism Optimization, Test Scheduling, .. - Iyengar.. (2003) (Correct)
Recent Advances in Test Planning for Modular Testing .. - Iyengar.. (2002) (Correct)
Integrated Test Scheduling, Test Parallelization and.. - Erik Larsson Klasarvidsson (Correct)
Power Constrained Preemptive TAM Scheduling - Erik Larsson And (2002) (1 citation) (Correct)
Power-aware NoC Reuse on the Testing of Core-based Systems - Cota, Carro, Wagner.. (2002) (1 citation) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC